| Age | Commit message (Collapse) | Author |
|---|
|
error and set lun=0, refs:#259
|
|
|
|
|
|
video demo and export CONFIG_USB_DWC2_DMA_ENABLE
|
|
|
|
every transfer will reset this bits, so we need restore it. remove ununsed iso imcomplete isr
|
|
|
|
|
|
|
|
|
|
|
|
CONFIG_USBDEV_MSC_MAX_BUFSIZE
|
|
|
|
|
|
|
|
Descriptor, we do not request other speed desc as default
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
host ip
|
|
|
|
|
|
|
|
|
|
According to DS, the status register is W1C, |= will read the register first, write 1 to the corresponding bit, then write the register, if there is more than one status, it will be cleared by mistake. I'm not sure if other IP dcd's have the same problem?
|
|
|
|
|
|
|
|
- add usb_device_is_suspend() API
Signed-off-by: Zhihong Chen <[email protected]>
|
|
|
|
|
|
|
|
|
|
|
|
- add USBH_USE_CUSTOM_ISR add USBD_USE_CUSTOM_ISR to control isr
Signed-off-by: Zhihong Chen <[email protected]>
|
|
|
|
|
|
|
|
|
|
|
