<feed xmlns='http://www.w3.org/2005/Atom'>
<title>opensbi.git/platform/qemu, branch v0.2</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/opensbi.git/atom/platform/qemu?h=v0.2</id>
<link rel='self' href='http://cgit.235523.xyz/opensbi.git/atom/platform/qemu?h=v0.2'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/opensbi.git/'/>
<updated>2019-02-18T03:51:58Z</updated>
<entry>
<title>platform: qemu-virt: Implement system shutdown</title>
<updated>2019-02-18T03:51:58Z</updated>
<author>
<name>Nick Kossifidis</name>
<email>mickflemm@gmail.com</email>
</author>
<published>2019-02-17T02:02:15Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/opensbi.git/commit/?id=51e543511a7425da1a5378e149de0b45928c7111'/>
<id>urn:sha1:51e543511a7425da1a5378e149de0b45928c7111</id>
<content type='text'>
In order for QEMU to be compatible with Spike, it implements
a simple protocol used for reporting back the simulation's
status, through the memory-mapped "test finisher" device. We
use that protocol to make QEMU exit on system shutdown.

Signed-off-by: Nick Kossifidis &lt;mick@ics.forth.gr&gt;
</content>
</entry>
<entry>
<title>Makefile: Add 'make run' command for platform specific run</title>
<updated>2019-02-15T10:24:44Z</updated>
<author>
<name>Olof Johansson</name>
<email>olof@lixom.net</email>
</author>
<published>2019-02-15T03:46:47Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/opensbi.git/commit/?id=868e20df8b302c20782026a806dda317b76655e9'/>
<id>urn:sha1:868e20df8b302c20782026a806dda317b76655e9</id>
<content type='text'>
Makes for easy and quick build-run one-stop command.

For now only added for qemu targets. It can be added for
any platform having simulator/emulator (such as QEMU).

Signed-off-by: Olof Johansson &lt;olof@lixom.net&gt;
Signed-off-by: Anup Patel &lt;anup.patel@wdc.com&gt;
</content>
</entry>
<entry>
<title>Makefile: Set ABI, ISA and Code Model in top-level make</title>
<updated>2019-02-12T10:25:15Z</updated>
<author>
<name>Anup Patel</name>
<email>anup.patel@wdc.com</email>
</author>
<published>2019-02-08T07:17:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/opensbi.git/commit/?id=c5467fce469f0a5da868f1c9f90f9e4e549cb660'/>
<id>urn:sha1:c5467fce469f0a5da868f1c9f90f9e4e549cb660</id>
<content type='text'>
This patch introduces following optional PLATFORM options:
PLATFORM_RISCV_XLEN -&gt; RISC-V register width
PLATFORM_RISCV_ABI -&gt; RISC-V GCC ABI
PLATFORM_RISCV_ISA -&gt; RISC-V GCC ISA string
PLATFORM_RISCV_CODE_MODEL -&gt; RISC-V GCC Code Model

If the above options are not provided by platform config.mk
or by command-line parameters then:
1. PLATFORM_RISCV_XLEN will be determined using toolchain
capability
2. PLATFORM_RISCV_ABI, PLATFORM_RISCV_ISA, and
PLATFORM_RISCV_CODE_MODEL is set to value best suited for
generic libsbi.a

As a result of these optional PLATFORM options, the
platform-cflags-y and platform-asflags-y is further
simplified for platform config.mk.

Signed-off-by: Anup Patel &lt;anup.patel@wdc.com&gt;
</content>
</entry>
<entry>
<title>platform: qemu: Set FW_JUMP_ADDR and FW_PAYLOAD_OFFSET as-per XLEN</title>
<updated>2019-02-12T10:25:15Z</updated>
<author>
<name>Anup Patel</name>
<email>anup.patel@wdc.com</email>
</author>
<published>2019-02-08T04:43:07Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/opensbi.git/commit/?id=84169e2e691183594d0ba3b2acd85024c65b7370'/>
<id>urn:sha1:84169e2e691183594d0ba3b2acd85024c65b7370</id>
<content type='text'>
The current 4MB aligned FW_JUMP_ADDR and FW_PAYLOAD_OFFSET breaks
U-Boot on QEMU virt and sifive_u machines.

Instead of using 4MB aligned for both 32bit and 64bit systems, we
use different values based compiler XLEN. Another advantage of this
approach will be that our fw_payload.bin will smaller for 64bit
systems.

Signed-off-by: Anup Patel &lt;anup.patel@wdc.com&gt;
</content>
</entry>
<entry>
<title>platform: qemu/virt: Move kernel start address to 4MB alligned</title>
<updated>2019-02-08T03:48:46Z</updated>
<author>
<name>Alistair Francis</name>
<email>alistair.francis@wdc.com</email>
</author>
<published>2019-01-29T17:59:31Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/opensbi.git/commit/?id=9f44d07df533755d061f06e09b8f0f1793a18d7d'/>
<id>urn:sha1:9f44d07df533755d061f06e09b8f0f1793a18d7d</id>
<content type='text'>
In order to support 32-bit guests move the start address to a 4MB
allignment. As 64-bit kernels have a requirement on being 2MB alligned
let's just make this the default for both 32 and 64 bit kernels.

Signed-off-by: Alistair Francis &lt;alistair.francis@wdc.com&gt;
</content>
</entry>
<entry>
<title>platform/qemu/virt: Dynamically calculate xlen</title>
<updated>2019-02-08T03:48:46Z</updated>
<author>
<name>Alistair Francis</name>
<email>alistair.francis@wdc.com</email>
</author>
<published>2019-01-18T01:33:47Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/opensbi.git/commit/?id=5a91fec1a80939e78e37a0b2bc1d3043dcac23f4'/>
<id>urn:sha1:5a91fec1a80939e78e37a0b2bc1d3043dcac23f4</id>
<content type='text'>
The QEMU virt machine can be either 32 or 66 bit. Don't hard code the
CPU bit length and instead let the compiler determine it.

Signed-off-by: Alistair Francis &lt;alistair.francis@wdc.com&gt;
</content>
</entry>
<entry>
<title>all: Update copyright header in all files</title>
<updated>2019-01-24T08:37:47Z</updated>
<author>
<name>Anup patel</name>
<email>anup.patel@wdc.com</email>
</author>
<published>2019-01-24T06:11:10Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/opensbi.git/commit/?id=20990ee0abaf286917b6e2aae992d4183ff695f6'/>
<id>urn:sha1:20990ee0abaf286917b6e2aae992d4183ff695f6</id>
<content type='text'>
This patch updates copyright header in all files as follows:
1. Makes "SPDX-License-Identifier: BSD-2-Clause" as first line
2. Change copyright year to 2019 for Western Digital

Signed-off-by: Anup Patel &lt;anup.patel@wdc.com&gt;
</content>
</entry>
<entry>
<title>include: Rename ipi_inject() to ipi_send() for sbi_platform</title>
<updated>2019-01-23T03:09:26Z</updated>
<author>
<name>Anup Patel</name>
<email>anup.patel@wdc.com</email>
</author>
<published>2019-01-23T02:43:29Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/opensbi.git/commit/?id=025d0ae994e5663e8c2ca0e16c42e814abac027d'/>
<id>urn:sha1:025d0ae994e5663e8c2ca0e16c42e814abac027d</id>
<content type='text'>
For better naming, we rename ipi_inject() to ipi_send() in
struct sbi_platform. We also replace term "inject" with
"send" in all related places.

Signed-off-by: Anup Patel &lt;anup.patel@wdc.com&gt;
</content>
</entry>
<entry>
<title>lib: Remove target_hart and hartid parameter from TIMER callbacks</title>
<updated>2019-01-23T03:09:26Z</updated>
<author>
<name>Anup Patel</name>
<email>anup.patel@wdc.com</email>
</author>
<published>2019-01-22T09:17:03Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/opensbi.git/commit/?id=9895d446ae947c2c3d060808bcb66870afaeb659'/>
<id>urn:sha1:9895d446ae947c2c3d060808bcb66870afaeb659</id>
<content type='text'>
The target_hart and hartid paramter of TIMER callbacks is not
required because it always current hartid which can be obtained
using sbi_current_hartid() API.

Signed-off-by: Anup Patel &lt;anup.patel@wdc.com&gt;
</content>
</entry>
<entry>
<title>lib: Remove hartid parameter from IRQCHIP callbacks</title>
<updated>2019-01-23T03:09:26Z</updated>
<author>
<name>Anup Patel</name>
<email>anup.patel@wdc.com</email>
</author>
<published>2019-01-22T09:03:41Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/opensbi.git/commit/?id=74fd2e5bb217278fcb2c0020038ea5f19bd5d22f'/>
<id>urn:sha1:74fd2e5bb217278fcb2c0020038ea5f19bd5d22f</id>
<content type='text'>
The hartid parameter in IRQCHIP callbacks of sbi_platform
is not required because current hartid can be determined
using sbi_current_hartid() API.

Signed-off-by: Anup Patel &lt;anup.patel@wdc.com&gt;
</content>
</entry>
</feed>
