<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/bsp/cvitek/cv18xx_aarch64/rtconfig.h, branch copilot/remove-vbus-code-implementation</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/bsp/cvitek/cv18xx_aarch64/rtconfig.h?h=copilot%2Fremove-vbus-code-implementation</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/bsp/cvitek/cv18xx_aarch64/rtconfig.h?h=copilot%2Fremove-vbus-code-implementation'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2025-10-23T14:06:51Z</updated>
<entry>
<title>[format][version]: synchronize bsp version configuration</title>
<updated>2025-10-23T14:06:51Z</updated>
<author>
<name>kurisaw</name>
<email>2053731441@qq.com</email>
</author>
<published>2025-10-23T02:42:47Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=e2aed47b6c0ef75ead36cae04c4e9afd9d8049aa'/>
<id>urn:sha1:e2aed47b6c0ef75ead36cae04c4e9afd9d8049aa</id>
<content type='text'>
</content>
</entry>
<entry>
<title>format: update all series of BSP configuration items (#10406)</title>
<updated>2025-06-17T07:42:49Z</updated>
<author>
<name>沐攸</name>
<email>17773439684@163.com</email>
</author>
<published>2025-06-17T07:42:49Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=5f9f5222854f394efee2ed0e99484ca4da1ea591'/>
<id>urn:sha1:5f9f5222854f394efee2ed0e99484ca4da1ea591</id>
<content type='text'>
</content>
</entry>
<entry>
<title>bsp: cvitek: remove RT_USING_VIRTIO for arm64</title>
<updated>2025-01-02T00:01:19Z</updated>
<author>
<name>Chen Wang</name>
<email>unicorn_wang@outlook.com</email>
</author>
<published>2024-12-31T02:36:04Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=99577849e6434c76ba44891a2a934b00e0b00c71'/>
<id>urn:sha1:99577849e6434c76ba44891a2a934b00e0b00c71</id>
<content type='text'>
duo is a real hardware, no need for virtio.

Disable RT_USING_VIRTIO and update configuration to latest.

Signed-off-by: Chen Wang &lt;unicorn_wang@outlook.com&gt;
</content>
</entry>
<entry>
<title>[klibc] add rt_vsnprintf_std.c and rename RT_KLIBC_USING_VSNPRINTF_LONGLONG</title>
<updated>2024-11-24T03:29:28Z</updated>
<author>
<name>Meco Man</name>
<email>920369182@qq.com</email>
</author>
<published>2024-11-20T00:42:41Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=8e10983c9b0dc5b634a06496e9a435049206cea2'/>
<id>urn:sha1:8e10983c9b0dc5b634a06496e9a435049206cea2</id>
<content type='text'>
</content>
</entry>
<entry>
<title>bsp: cvitek: Canonically rename some macro definitions</title>
<updated>2024-08-20T01:52:18Z</updated>
<author>
<name>Z8MAN8</name>
<email>1468559561@qq.com</email>
</author>
<published>2024-08-18T08:24:05Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=f5156774b2b7bc73278d602dd027ac4d61349e3f'/>
<id>urn:sha1:f5156774b2b7bc73278d602dd027ac4d61349e3f</id>
<content type='text'>
Analysis: Some macro definition names are not standardized
and lack prefixes.

Solution: Add BSP_ prefix to GPIO_IRQ_BASE SYS_GPIO_IRQ_BASE
PLIC_PHY_ADDR TIMER_CLK_FREQ UART_IRQ_BASE I2C_IRQ_BASE.

Signed-off-by: Shicheng Chu &lt;1468559561@qq.com&gt;
</content>
</entry>
<entry>
<title>bsp: cvitek: add missing soc type for aarch64</title>
<updated>2024-07-24T11:29:46Z</updated>
<author>
<name>Z8MAN8</name>
<email>1468559561@qq.com</email>
</author>
<published>2024-07-24T11:29:46Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=4c2fe22cbe31c287e61e0831cbeeca37e5675f53'/>
<id>urn:sha1:4c2fe22cbe31c287e61e0831cbeeca37e5675f53</id>
<content type='text'>
When compiling CV18xx_arch64, there are the following errors:
1. missing soc type for aarch64
2. uart device objects defined but not used

Analysis: a63c07f ("bsp: cvitek: new design for pinmux") and
114e143("bsp:cvitek: add pinmux for uart"), CV18xx_arch64 is not
considered.

Solution: Refer to the cv18xx_riscv format to add the corresponding
chip type SOC_Type_SG2002, as well as the corresponding macro
for the serial port pins and interrupts

Signed-off-by: Shicheng Chu &lt;1468559561@qq.com&gt;
Reviewed-by: Chen Wang &lt;unicorn_wang@outlook.com&gt;
</content>
</entry>
<entry>
<title>[bsp][cvitek] 修复 cv18xx_aarch64 gpio 驱动相关宏配置</title>
<updated>2024-07-21T09:37:56Z</updated>
<author>
<name>Z8MAN8</name>
<email>1468559561@qq.com</email>
</author>
<published>2024-07-20T09:28:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=78f3ebfb33c01c30cf0b98844d8a029ba3720c2f'/>
<id>urn:sha1:78f3ebfb33c01c30cf0b98844d8a029ba3720c2f</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[bsp][cvitek] Initialize the Milk-V Duo 256M using the device tree (#8841)</title>
<updated>2024-04-23T15:09:45Z</updated>
<author>
<name>liYangYang</name>
<email>941843540@qq.com</email>
</author>
<published>2024-04-23T15:09:45Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=62544df5649194eee0456912e23a7c71b0316466'/>
<id>urn:sha1:62544df5649194eee0456912e23a7c71b0316466</id>
<content type='text'>
Initialize the board using the device tree</content>
</entry>
<entry>
<title>[bsp][cvitek] 在Milk-V Duo 256M开发板中支持ARM核运行RT-Thread标准版和Smart版内核 (#8800)</title>
<updated>2024-04-16T01:49:41Z</updated>
<author>
<name>liYangYang</name>
<email>941843540@qq.com</email>
</author>
<published>2024-04-16T01:49:41Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=9c359fd4c82db644894d7a6e51810e570d5bd6ca'/>
<id>urn:sha1:9c359fd4c82db644894d7a6e51810e570d5bd6ca</id>
<content type='text'>
* Supports ARM core of Milk-V Duo 256M development board

* add fip.bin(arm)</content>
</entry>
</feed>
