<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/bsp/gd32/arm, branch master</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/bsp/gd32/arm?h=master</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/bsp/gd32/arm?h=master'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2026-09-21T01:38:05Z</updated>
<entry>
<title>[bsp][gd32] Fix USART TX and RX GPIO initialization</title>
<updated>2026-09-21T01:38:05Z</updated>
<author>
<name>CYFS</name>
<email>2805686936@qq.com</email>
</author>
<published>2026-09-15T16:07:43Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=b80e928f3d853b4fda3e9e6087e4369a5f3ac448'/>
<id>urn:sha1:b80e928f3d853b4fda3e9e6087e4369a5f3ac448</id>
<content type='text'>
Configure TX as alternate-function push-pull and RX as pull-up input on GD32E50x/F10x/F20x/F30x. Remove the GPIO API alias that incorrectly configured both pins as general-purpose push-pull outputs.
</content>
</entry>
<entry>
<title>[bsp] Place SConscript outputs under build directories</title>
<updated>2026-07-22T05:32:41Z</updated>
<author>
<name>CYFS</name>
<email>2805686936@qq.com</email>
</author>
<published>2026-07-17T05:02:53Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=55cf9cd3fab52a3535691c9cdda44b5581cd9671'/>
<id>urn:sha1:55cf9cd3fab52a3535691c9cdda44b5581cd9671</id>
<content type='text'>
</content>
</entry>
<entry>
<title>fix: name anonymous Kconfig choices</title>
<updated>2026-07-20T05:05:46Z</updated>
<author>
<name>CYFS</name>
<email>2805686936@qq.com</email>
</author>
<published>2026-07-01T07:27:44Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=25212f374583a6f36133809bdd3b6ae51641d083'/>
<id>urn:sha1:25212f374583a6f36133809bdd3b6ae51641d083</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[bsp][gd32] add PWM ci attach config</title>
<updated>2026-07-05T07:52:24Z</updated>
<author>
<name>Old-Ding</name>
<email>35417409+Old-Ding@users.noreply.github.com</email>
</author>
<published>2026-07-03T05:59:02Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=2b75ff3463c5531ec607132bc99327434aa3b688'/>
<id>urn:sha1:2b75ff3463c5531ec607132bc99327434aa3b688</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[bsp][gd32] fix pwm enable channel check</title>
<updated>2026-07-05T07:52:24Z</updated>
<author>
<name>Old-Ding</name>
<email>35417409+Old-Ding@users.noreply.github.com</email>
</author>
<published>2026-07-01T08:59:37Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=8f54be877d4472d2b701c14a591f10a8c3f39673'/>
<id>urn:sha1:8f54be877d4472d2b701c14a591f10a8c3f39673</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[components][spi] add utest cases</title>
<updated>2026-07-04T08:45:24Z</updated>
<author>
<name>CYFS</name>
<email>2805686936@qq.com</email>
</author>
<published>2026-07-02T03:36:16Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=e97530fea8fd3ec60de637cd08c1ee3c6c00f193'/>
<id>urn:sha1:e97530fea8fd3ec60de637cd08c1ee3c6c00f193</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[bsp][gd32]:remove gd32f527 CMSIS pack</title>
<updated>2026-05-11T12:49:36Z</updated>
<author>
<name>CYFS</name>
<email>2805686936@qq.com</email>
</author>
<published>2026-05-11T02:38:28Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=5bd0c88b7408083724d404687f42e0f0e8bd9157'/>
<id>urn:sha1:5bd0c88b7408083724d404687f42e0f0e8bd9157</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[format][version]: synchronize bsp version configuration</title>
<updated>2026-05-08T03:22:12Z</updated>
<author>
<name>CYFS</name>
<email>2805686936@qq.com</email>
</author>
<published>2026-05-08T02:47:41Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=4e46e97c18d4cb53b96b57f373137855b641159f'/>
<id>urn:sha1:4e46e97c18d4cb53b96b57f373137855b641159f</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[BSP][GD32]:增加GDF405RG芯片BSP (#11221)</title>
<updated>2026-03-04T05:34:12Z</updated>
<author>
<name>ShiHongChao</name>
<email>119155792+ShiHongChao@users.noreply.github.com</email>
</author>
<published>2026-03-04T05:34:12Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=196477d7535abee56cd44a958ed6e5be9c266322'/>
<id>urn:sha1:196477d7535abee56cd44a958ed6e5be9c266322</id>
<content type='text'>
* feat(bsp/gd32): 增加GDF405RG芯片BSP

* chore(bsp/gd32): 取消git对RTE目录的跟踪，并更新README中的BSP条目

* style(bsp/gd32): 修改格式</content>
</entry>
<entry>
<title>[BSP][GD32]: 修复硬件iic和pwm驱动的一些问题#11222</title>
<updated>2026-03-02T02:33:27Z</updated>
<author>
<name>ShiHongChao</name>
<email>119155792+ShiHongChao@users.noreply.github.com</email>
</author>
<published>2026-03-02T02:33:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=a10ac694e1886070925e4ff4592f0b0d89956a10'/>
<id>urn:sha1:a10ac694e1886070925e4ff4592f0b0d89956a10</id>
<content type='text'>
</content>
</entry>
</feed>
