<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/bsp/gd32, branch revert-11186-master</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/bsp/gd32?h=revert-11186-master</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/bsp/gd32?h=revert-11186-master'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2026-02-05T14:14:48Z</updated>
<entry>
<title>[gd32][uart] Add GD32VW553 series UART driver support (#11147)</title>
<updated>2026-02-05T14:14:48Z</updated>
<author>
<name>haitaoZhang</name>
<email>49626779+zhang-haitao-repo@users.noreply.github.com</email>
</author>
<published>2026-02-05T14:14:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=1254af44f253a11e2fe7351bb0242a6dbd219544'/>
<id>urn:sha1:1254af44f253a11e2fe7351bb0242a6dbd219544</id>
<content type='text'>
* feat(gd32): add GD32VW55x series USART driver support

- Add support for GD32VW55x series UART/USART peripherals
- Implement proper GPIO alternate function configuration for GD32VW55x
- Add conditional compilation for different GD32 series (GD32VF103V vs GD32VW55x)
- Remove unused UART3/UART4 configurations from Kconfig

* Update drv_usart.c

* Update drv_usart.h follow AI Review.

* Update bsp/gd32/risc-v/libraries/gd32_drivers/drv_usart.c

Co-authored-by: Copilot &lt;175728472+Copilot@users.noreply.github.com&gt;

* feat: optimize gd32 uart driver error messages

---------

Co-authored-by: Copilot &lt;175728472+Copilot@users.noreply.github.com&gt;</content>
</entry>
<entry>
<title>[bsp][gd32]:add gd32vw533xx pwm support</title>
<updated>2026-02-03T10:51:15Z</updated>
<author>
<name>CYFS</name>
<email>2805686936@qq.com</email>
</author>
<published>2026-01-27T06:43:03Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=1c0926f223e830b28696542b5e92589b39104b83'/>
<id>urn:sha1:1c0926f223e830b28696542b5e92589b39104b83</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[components][clock_time] Refactor time subsystem around clock_time (#11111)</title>
<updated>2026-01-31T09:44:27Z</updated>
<author>
<name>Bernard Xiong</name>
<email>bernard.xiong@gmail.com</email>
</author>
<published>2026-01-31T09:44:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=743b614875fc33257be47ab53b6c5e040ec27893'/>
<id>urn:sha1:743b614875fc33257be47ab53b6c5e040ec27893</id>
<content type='text'>
* [components][clock_time] Refactor time subsystem around clock_time

Introduce the clock_time core with clock source/event separation, high-resolution scheduling, and boot-time helpers, plus clock_timer adapters for timer peripherals.

Remove legacy ktime/cputime/hwtimer implementations and migrate arch and BSP time paths to the new subsystem while keeping POSIX time integration functional.

Update drivers, Kconfig/SConscript wiring, documentation, and tests; add clock_time overview docs and align naming to clock_boottime/clock_hrtimer/clock_timer.

* [components][clock_time] Use BSP-provided clock timer frequency on riscv64

* [risc-v] Use runtime clock timer frequency for tick and delays

* [bsp] Add clock timer frequency hooks for riscv64 boards

* [bsp] Update Renesas RA driver doc clock_timer link

* [bsp] Sync zynqmp-r5-axu4ev rtconfig after config refresh

* [bsp][rk3500] Update rk3500 clock configuration

* [bsp][hpmicro] Add rt_hw_us_delay hook and update board delays

* [bsp][stm32l496-st-nucleo] enable clock_time for hwtimer sample in ci

* [bsp][hpmicro] Fix rtconfig include scope for hpm6750evk

Move rtconfig.h include outside the ENET_MULTIPLE_PORT guard for hpm6750evk and hpm6750evk2 so configuration macros are available regardless of ENET settings.

* [bsp][raspi3] select clock time for systimer

* [bsp][hpm5300evk] Trim trailing blank line

* [bsp][hpm5301evklite] Trim trailing blank line

* [bsp][hpm5e00evk] Trim trailing blank line

* [bsp][hpm6200evk] Trim trailing blank line

* [bsp][hpm6300evk] Trim trailing blank line

* [bsp][hpm6750evk] Trim trailing blank line

* [bsp][hpm6750evk2] Trim trailing blank line

* [bsp][hpm6750evkmini] Trim trailing blank line

* [bsp][hpm6800evk] Trim trailing blank line

* [bsp][hpm6e00evk] Trim trailing blank line

* [bsp][nxp] switch lpc178x to gcc and remove mcx timer source

* [bsp][stm32] fix the CONFIG_RT_USING_CLOCK_TIME issue.

* [docs][clock_time] add clock time documentation

* [docs][clock_time] Update clock time subsystem documentation

- Update device driver index to use correct page reference
- Clarify upper layer responsibilities in architecture overview
- Update README to describe POSIX/libc, Soft RTC, and device driver usage
- Refine architecture diagram with improved layout and color scheme
- Remove obsolete clock_timer.md file

* [kernel][utest] Trim trailing space

* [clock_time] Fix hrtimer wrap handling

* [clock_time] fix the static rt_inline issue

* [clock_time] fix the rt_clock_hrtimer_control result issue</content>
</entry>
<entry>
<title>[bsp] fix rtconfig.py SyntaxWarning</title>
<updated>2026-01-21T07:21:34Z</updated>
<author>
<name>dongly</name>
<email>chinky@163.com</email>
</author>
<published>2025-12-19T03:18:43Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=f556099146dd50f770c609711d48e17a201952bc'/>
<id>urn:sha1:f556099146dd50f770c609711d48e17a201952bc</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[add] add gd32w553h-eval bsp</title>
<updated>2025-12-15T07:23:01Z</updated>
<author>
<name>Yaochenger</name>
<email>1516081466@qq.com</email>
</author>
<published>2025-07-09T07:33:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=35bae6824b61910600cb47a3f1c345671609748d'/>
<id>urn:sha1:35bae6824b61910600cb47a3f1c345671609748d</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[bsp][spi flash]: 优化GD32F470 SPI Flash初始化和UART0配置 (#10983)</title>
<updated>2025-12-01T06:47:53Z</updated>
<author>
<name>godmial</name>
<email>57511148+godmial@users.noreply.github.com</email>
</author>
<published>2025-12-01T06:47:53Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=2fb53c83c5d41fed43f347071ce189f104b2e5d7'/>
<id>urn:sha1:2fb53c83c5d41fed43f347071ce189f104b2e5d7</id>
<content type='text'>
* feat(gd32): 优化GD32F470 SPI Flash初始化和UART0配置

主要修改：
1. SPI Flash初始化优化
   - 添加可配置的SPI Flash自动初始化选项(BSP_USING_SPI_FLASH)
   - 支持按SPI总线独立配置Flash初始化(BSP_USING_SPIx_FLASH)
   - 避免SPI Flash初始化与其他SPI设备(如OLED、WIFI)冲突
   - 添加SPI5 Flash支持
   - 修改drv_spi_flash.c，仅在明确配置的SPI总线上初始化Flash

2. UART0配置修复
   - 将UART0的AFIO默认值从AF1改为AF7
   - 修复串口无响应问题

这些修改使得用户可以更灵活地配置SPI Flash初始化，避免自动初始化导致的设备冲突问题。

* feat(gd32): 解耦SPI Flash与SFUD的依赖关系</content>
</entry>
<entry>
<title>[gd32/arm][bsp]: synchronous kconfig update</title>
<updated>2025-11-26T13:42:29Z</updated>
<author>
<name>kurisaw</name>
<email>2053731441@qq.com</email>
</author>
<published>2025-11-26T06:09:15Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=5706c5ef4db7482168bb05db0c69fc648ae7950e'/>
<id>urn:sha1:5706c5ef4db7482168bb05db0c69fc648ae7950e</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[gd32/arm][drivers]: general GD serial driver adapter</title>
<updated>2025-11-26T13:42:29Z</updated>
<author>
<name>kurisaw</name>
<email>2053731441@qq.com</email>
</author>
<published>2025-11-14T02:44:21Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=98b9ecdba69727462ae69a4909cd2e43d3047f36'/>
<id>urn:sha1:98b9ecdba69727462ae69a4909cd2e43d3047f36</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[gd32/arm][drivers]: add support for the H7 series and optimize the GPIO driver</title>
<updated>2025-11-26T13:42:29Z</updated>
<author>
<name>kurisaw</name>
<email>2053731441@qq.com</email>
</author>
<published>2025-11-13T09:14:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=d32ed6a4afbc65d0be3b1c1683e093cb023627ae'/>
<id>urn:sha1:d32ed6a4afbc65d0be3b1c1683e093cb023627ae</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[bsp][gd32] 串口 tx buf应该可以设置为0 (#10908)</title>
<updated>2025-11-08T02:39:25Z</updated>
<author>
<name>RyanCW</name>
<email>75795462+Ryan-CW-Code@users.noreply.github.com</email>
</author>
<published>2025-11-08T02:39:25Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=6e184553d12a458b5e24e6243d6fbea00136abf0'/>
<id>urn:sha1:6e184553d12a458b5e24e6243d6fbea00136abf0</id>
<content type='text'>
</content>
</entry>
</feed>
