<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/bsp/ls1cdev/rtconfig.h, branch v4.1.0-beta</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/bsp/ls1cdev/rtconfig.h?h=v4.1.0-beta</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/bsp/ls1cdev/rtconfig.h?h=v4.1.0-beta'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2022-01-08T16:20:32Z</updated>
<entry>
<title> [console] 解决在没有定义RT_USING_DEVICE的情况下使用device报错的问题</title>
<updated>2022-01-08T16:20:32Z</updated>
<author>
<name>Man, Jianting (Meco)</name>
<email>920369182@qq.com</email>
</author>
<published>2022-01-08T15:29:41Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=bb1084556ff9395e6e5d908edfef9cab6f6fa4dc'/>
<id>urn:sha1:bb1084556ff9395e6e5d908edfef9cab6f6fa4dc</id>
<content type='text'>
* [console] 解决在没有定义RT_USING_DEVICE的情况下使用device报错的问题

* format codes

* [libc] 整理格式

* refresh projects</content>
</entry>
<entry>
<title>[posix] POSIX standard implementation for PSE51 (#5384)</title>
<updated>2021-12-17T07:34:17Z</updated>
<author>
<name>Man, Jianting (Meco)</name>
<email>920369182@qq.com</email>
</author>
<published>2021-12-17T07:34:17Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=6369e8950273cc3746d47b315549519a9214339c'/>
<id>urn:sha1:6369e8950273cc3746d47b315549519a9214339c</id>
<content type='text'>
* [posix] POSIX standard implementation for PSE51

- add some posix's interfaces that we haven't before.
- these PR have passed the interface definition test across gcc platfrom;
- have tested base on qemu-a9 and stm32h750-art-pi.

* [newlib] only enable POSIX.1-1990

* update projects</content>
</entry>
<entry>
<title>分离内存分配接口与内存分配算法 (#5175)</title>
<updated>2021-12-16T08:23:58Z</updated>
<author>
<name>Tangyuxin</name>
<email>462747508@qq.com</email>
</author>
<published>2021-12-16T08:23:58Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=d724eed9fc09269c3c6e921c1f8b2df573508419'/>
<id>urn:sha1:d724eed9fc09269c3c6e921c1f8b2df573508419</id>
<content type='text'>
* [kernel][mem] Multiple instances of small memory allocation algorithm

* [kernel][mem] Change small memory management algorithm memory header flag

* [kernel][mem] Fix assertion problem

* [kernel][slab] Multiple instances of slab memory management algorithm

* [kernel][memheap] Remove rt_malloc/rt_free/rt_realloc and other related memory interfaces

* [kernel][mem] Clean up memory space of small memory management objects

* [kernel][kservice] Add memory application interface and thread protection interface

* [kernel][kservice] Fix function return value problem

* [kernel][memheap] Optimize memheaptrace print

* [kernel][memheap] Support best mode

* [kernel][memory] Remove semaphore lock

* [kernel][memheap] Add locked flag

* [kernel][memory] Support malloc memory in interrupt

* [kernel][memheap] Add 'memheapcheck' cmd

* [kernel][mem] Fix failure to request full memory

* [kernel][memheap] Fix compilation warning

* [kernel][mem] Fix mem realloc ASSERT

* [examples][testcases] Add small mem testcase

* [examples][mem_tc] Modify test memory size

* [examples][testcases] Add slab memory management algorithm test case

* [examples][testcases] fix small memory management algorithm test case

* [kernel][memory] Adjusting memory allocation algorithm object definition and interface

* [kernel][memory] Fix compilation warning

* [examples][utest] Fix mem test case

* [examples][utest] fix slab test case

* [utest][testcases] Shorten test time

* [kernel][memory] Formatting code

* [examples][utest] Adjust test run time

* [examples][utest] Formatting code

* [bsp] update all rtconfig.h</content>
</entry>
<entry>
<title>Update rtconfig.h</title>
<updated>2021-12-13T02:27:38Z</updated>
<author>
<name>Lyon</name>
<email>88232613+pikasTech@users.noreply.github.com</email>
</author>
<published>2021-12-13T02:27:38Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=0c5f6121834545df30eb9e6fc5db2848c4be814b'/>
<id>urn:sha1:0c5f6121834545df30eb9e6fc5db2848c4be814b</id>
<content type='text'>
</content>
</entry>
<entry>
<title>add stack size to avoid stack overflow when boot</title>
<updated>2021-12-12T15:39:01Z</updated>
<author>
<name>Lyon</name>
<email>88232613+pikasTech@users.noreply.github.com</email>
</author>
<published>2021-12-12T15:39:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=b25e761712a4dece0d718d750ec4687661fa354e'/>
<id>urn:sha1:b25e761712a4dece0d718d750ec4687661fa354e</id>
<content type='text'>
</content>
</entry>
<entry>
<title>刷新龙芯工程</title>
<updated>2021-09-15T15:50:53Z</updated>
<author>
<name>Meco Man</name>
<email>920369182@qq.com</email>
</author>
<published>2021-09-15T15:39:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=9f55c88ddde6d55524217a2ae609df83cd6c09d2'/>
<id>urn:sha1:9f55c88ddde6d55524217a2ae609df83cd6c09d2</id>
<content type='text'>
</content>
</entry>
<entry>
<title>update bsp ls1cdev</title>
<updated>2021-02-12T04:24:59Z</updated>
<author>
<name>Meco Man</name>
<email>920369182@qq.com</email>
</author>
<published>2021-02-12T04:24:59Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=cc000b33cdb55bee5b0912620f124e24b02189ed'/>
<id>urn:sha1:cc000b33cdb55bee5b0912620f124e24b02189ed</id>
<content type='text'>
</content>
</entry>
<entry>
<title>mips:gs232:LS1C300 have 5 group INTC cells but LS1B have 4 group INTC cells</title>
<updated>2021-01-31T13:56:30Z</updated>
<author>
<name>michael</name>
<email>michael5hzg@gmail.com</email>
</author>
<published>2021-01-31T13:56:30Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=d874ab11098e9384869db6ad4a86c5c5d65ca432'/>
<id>urn:sha1:d874ab11098e9384869db6ad4a86c5c5d65ca432</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[bsp] Adapt ls{1b,1c}dev to new mips common code</title>
<updated>2019-12-17T03:09:59Z</updated>
<author>
<name>Jiaxun Yang</name>
<email>jiaxun.yang@flygoat.com</email>
</author>
<published>2019-12-06T17:04:25Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=c236e8c5d56b579eb4a9d573f22590e0d858ae48'/>
<id>urn:sha1:c236e8c5d56b579eb4a9d573f22590e0d858ae48</id>
<content type='text'>
LS1C selfboot feature have been rewiritten, and we changed
bare boot base to 0x80000000 to better utilize memory.

Signed-off-by: Jiaxun Yang &lt;jiaxun.yang@flygoat.com&gt;
</content>
</entry>
<entry>
<title>fix spelling mistake for "RT_IDEL_HOOK_LIST_SIZE"</title>
<updated>2019-09-05T00:33:12Z</updated>
<author>
<name>LinJieqiang</name>
<email>qiang517503838@gmail.com</email>
</author>
<published>2019-09-05T00:33:06Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=d16d78c53e4ddf6bdbe9412323adf30659a68914'/>
<id>urn:sha1:d16d78c53e4ddf6bdbe9412323adf30659a68914</id>
<content type='text'>
</content>
</entry>
</feed>
