<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/bsp/rockchip/dm, branch master</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/bsp/rockchip/dm?h=master</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/bsp/rockchip/dm?h=master'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2026-08-16T11:57:29Z</updated>
<entry>
<title>[bsp/rockchip] Extend platform and peripheral support</title>
<updated>2026-08-16T11:57:29Z</updated>
<author>
<name>GuEe-GUI</name>
<email>2991707448@qq.com</email>
</author>
<published>2026-08-15T16:24:26Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=d8908661432dfecfc5c5971b593c9035d46c1e88'/>
<id>urn:sha1:d8908661432dfecfc5c5971b593c9035d46c1e88</id>
<content type='text'>
Add support for audio, display, Ethernet, PCIe, PHY, SDIO, UFS,
hardware crypto and multimedia accelerators. Update the RK3300 and
RK3500 configurations and validation applications accordingly.

Signed-off-by: GuEe-GUI &lt;2991707448@qq.com&gt;
</content>
</entry>
<entry>
<title>bsp: rockchip: Fix CAN-FD bit timing copy size</title>
<updated>2026-07-08T06:02:42Z</updated>
<author>
<name>Old-Ding</name>
<email>35417409+Old-Ding@users.noreply.github.com</email>
</author>
<published>2026-07-06T02:45:04Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=9e2ab35e173afe07785f3f2fb1a2fdad54cd47a6'/>
<id>urn:sha1:9e2ab35e173afe07785f3f2fb1a2fdad54cd47a6</id>
<content type='text'>
RT_CAN_CMD_SET_BITTIMING receives an array of struct rt_can_bit_timing entries. The Rockchip CAN-FD driver used sizeof(&amp;timing-&gt;items[n]) when copying those entries, so only pointer-sized bytes were copied into the device configuration.

Use the element size so both arbitration and data phase timing structures are copied completely.

Generated-by: OpenAI Codex
Signed-off-by: Old-Ding &lt;35417409+Old-Ding@users.noreply.github.com&gt;
</content>
</entry>
<entry>
<title>[bsp][rockchip] support DVFS for Rockchip</title>
<updated>2026-06-23T00:02:09Z</updated>
<author>
<name>GuEe-GUI</name>
<email>2991707448@qq.com</email>
</author>
<published>2026-06-15T07:10:18Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=b2e1f13a05a880d536d3a72a391ff18303c30f89'/>
<id>urn:sha1:b2e1f13a05a880d536d3a72a391ff18303c30f89</id>
<content type='text'>
The I2C will timeout in fan53555, fixed it.

Signed-off-by: GuEe-GUI &lt;2991707448@qq.com&gt;
</content>
</entry>
<entry>
<title>[bsp/rockchip]Add CI compilation checks for RK3500 BSP.</title>
<updated>2026-06-21T09:08:53Z</updated>
<author>
<name>Rbb666</name>
<email>64397326+Rbb666@users.noreply.github.com</email>
</author>
<published>2026-06-21T09:08:53Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=7071ba35cb7446565059b13faaa3324da6f5eb17'/>
<id>urn:sha1:7071ba35cb7446565059b13faaa3324da6f5eb17</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[bsp][rk3500] fixup the PCIe INTx IRQ information</title>
<updated>2026-04-12T11:11:41Z</updated>
<author>
<name>GuEe-GUI</name>
<email>2991707448@qq.com</email>
</author>
<published>2026-04-12T11:02:38Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=76c0f2d08d5dae08941f01affaf85e67b6ff5f16'/>
<id>urn:sha1:76c0f2d08d5dae08941f01affaf85e67b6ff5f16</id>
<content type='text'>
Signed-off-by: GuEe-GUI &lt;2991707448@qq.com&gt;
</content>
</entry>
<entry>
<title>[bsp][rockchip] fixup the drivers' configure</title>
<updated>2026-04-07T14:31:44Z</updated>
<author>
<name>GuEe-GUI</name>
<email>2991707448@qq.com</email>
</author>
<published>2026-04-07T05:53:08Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=256da7ef5f72e0fbec4595bb042a97af9f1ec835'/>
<id>urn:sha1:256da7ef5f72e0fbec4595bb042a97af9f1ec835</id>
<content type='text'>
Signed-off-by: GuEe-GUI &lt;2991707448@qq.com&gt;
</content>
</entry>
<entry>
<title>[bsp][rockchip] support RK3528</title>
<updated>2026-03-31T02:36:42Z</updated>
<author>
<name>GuEe-GUI</name>
<email>2991707448@qq.com</email>
</author>
<published>2026-03-26T11:30:26Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=d65076d83de30ce23b5d62e21e7fffb83f162f1e'/>
<id>urn:sha1:d65076d83de30ce23b5d62e21e7fffb83f162f1e</id>
<content type='text'>
1. CLK for RK3528
2. Pinctrl for RK3528
3. hwrng for RK-RNG
4. OTP for RK3528
5. TSADC for RK3528

Signed-off-by: GuEe-GUI &lt;2991707448@qq.com&gt;
</content>
</entry>
<entry>
<title>[dm][clk][rockchip] fixup rockchip clk</title>
<updated>2026-03-24T14:56:54Z</updated>
<author>
<name>GuEe-GUI</name>
<email>2991707448@qq.com</email>
</author>
<published>2026-03-24T12:51:22Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=e41c7ccf88c0b5b8e9f033404fa371b7fd2c9a3b'/>
<id>urn:sha1:e41c7ccf88c0b5b8e9f033404fa371b7fd2c9a3b</id>
<content type='text'>
Signed-off-by: GuEe-GUI &lt;2991707448@qq.com&gt;
</content>
</entry>
<entry>
<title>[bsp][rockchip] fixup rk3500 build and run</title>
<updated>2026-02-09T14:07:32Z</updated>
<author>
<name>GuEe-GUI</name>
<email>2991707448@qq.com</email>
</author>
<published>2026-02-09T13:53:17Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=4e5c1cfb44d905f87309b3cb7c3c0bde6d7d4f2c'/>
<id>urn:sha1:4e5c1cfb44d905f87309b3cb7c3c0bde6d7d4f2c</id>
<content type='text'>
Linker: https://github.com/RT-Thread/rt-thread/issues/11150

Signed-off-by: GuEe-GUI &lt;2991707448@qq.com&gt;
</content>
</entry>
<entry>
<title>[components][clock_time] Refactor time subsystem around clock_time (#11111)</title>
<updated>2026-01-31T09:44:27Z</updated>
<author>
<name>Bernard Xiong</name>
<email>bernard.xiong@gmail.com</email>
</author>
<published>2026-01-31T09:44:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=743b614875fc33257be47ab53b6c5e040ec27893'/>
<id>urn:sha1:743b614875fc33257be47ab53b6c5e040ec27893</id>
<content type='text'>
* [components][clock_time] Refactor time subsystem around clock_time

Introduce the clock_time core with clock source/event separation, high-resolution scheduling, and boot-time helpers, plus clock_timer adapters for timer peripherals.

Remove legacy ktime/cputime/hwtimer implementations and migrate arch and BSP time paths to the new subsystem while keeping POSIX time integration functional.

Update drivers, Kconfig/SConscript wiring, documentation, and tests; add clock_time overview docs and align naming to clock_boottime/clock_hrtimer/clock_timer.

* [components][clock_time] Use BSP-provided clock timer frequency on riscv64

* [risc-v] Use runtime clock timer frequency for tick and delays

* [bsp] Add clock timer frequency hooks for riscv64 boards

* [bsp] Update Renesas RA driver doc clock_timer link

* [bsp] Sync zynqmp-r5-axu4ev rtconfig after config refresh

* [bsp][rk3500] Update rk3500 clock configuration

* [bsp][hpmicro] Add rt_hw_us_delay hook and update board delays

* [bsp][stm32l496-st-nucleo] enable clock_time for hwtimer sample in ci

* [bsp][hpmicro] Fix rtconfig include scope for hpm6750evk

Move rtconfig.h include outside the ENET_MULTIPLE_PORT guard for hpm6750evk and hpm6750evk2 so configuration macros are available regardless of ENET settings.

* [bsp][raspi3] select clock time for systimer

* [bsp][hpm5300evk] Trim trailing blank line

* [bsp][hpm5301evklite] Trim trailing blank line

* [bsp][hpm5e00evk] Trim trailing blank line

* [bsp][hpm6200evk] Trim trailing blank line

* [bsp][hpm6300evk] Trim trailing blank line

* [bsp][hpm6750evk] Trim trailing blank line

* [bsp][hpm6750evk2] Trim trailing blank line

* [bsp][hpm6750evkmini] Trim trailing blank line

* [bsp][hpm6800evk] Trim trailing blank line

* [bsp][hpm6e00evk] Trim trailing blank line

* [bsp][nxp] switch lpc178x to gcc and remove mcx timer source

* [bsp][stm32] fix the CONFIG_RT_USING_CLOCK_TIME issue.

* [docs][clock_time] add clock time documentation

* [docs][clock_time] Update clock time subsystem documentation

- Update device driver index to use correct page reference
- Clarify upper layer responsibilities in architecture overview
- Update README to describe POSIX/libc, Soft RTC, and device driver usage
- Refine architecture diagram with improved layout and color scheme
- Remove obsolete clock_timer.md file

* [kernel][utest] Trim trailing space

* [clock_time] Fix hrtimer wrap handling

* [clock_time] fix the static rt_inline issue

* [clock_time] fix the rt_clock_hrtimer_control result issue</content>
</entry>
</feed>
