<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/bsp/stm32/libraries/HAL_Drivers/drivers/drv_spi.h, branch master</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/bsp/stm32/libraries/HAL_Drivers/drivers/drv_spi.h?h=master</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/bsp/stm32/libraries/HAL_Drivers/drivers/drv_spi.h?h=master'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2026-09-14T01:59:27Z</updated>
<entry>
<title>[bsp][stm32] Add SPI BDMA support and unify DMA/BDMA/GPDMA config</title>
<updated>2026-09-14T01:59:27Z</updated>
<author>
<name>moment-NEW</name>
<email>cghdudu@qq.com</email>
</author>
<published>2026-09-11T05:24:33Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=ca73422bd66a9ba57850a297e232d111d2cd85a1'/>
<id>urn:sha1:ca73422bd66a9ba57850a297e232d111d2cd85a1</id>
<content type='text'>
- Unify DMA/BDMA/GPDMA descriptors in drv_dma (common fields + per-type union)
- Support BDMA in SPI driver with h7 dma/spi config header updates
- Add SPI6 TX/RX BDMA Kconfig options for H7
</content>
</entry>
<entry>
<title>fix[STM32][SPI]: preload receive-only dummy buffer</title>
<updated>2026-05-20T02:42:56Z</updated>
<author>
<name>wdfk-prog</name>
<email>1425075683@qq.com</email>
</author>
<published>2026-05-18T08:02:59Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=3fa50a4b33869050ca8f17e5162b397fddf3e5bf'/>
<id>urn:sha1:3fa50a4b33869050ca8f17e5162b397fddf3e5bf</id>
<content type='text'>
preload the actual HAL receive buffer with 0xFF for receive-only transfers
rename spi_dma_flag to spi_xfer_flags to match DMA and interrupt flags
clarify SPI async completion and transfer-mode comments
add Doxygen comments for STM32 SPI runtime structures and handlers
</content>
</entry>
<entry>
<title>feat[STM32][SPI]: add interrupt transfer scaffolding for spi driver</title>
<updated>2026-05-20T02:42:56Z</updated>
<author>
<name>wdfk-prog</name>
<email>1425075683@qq.com</email>
</author>
<published>2026-05-06T13:02:37Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=415f924c5fb08b03a9b3a5a5ef63a1a7705378b3'/>
<id>urn:sha1:415f924c5fb08b03a9b3a5a5ef63a1a7705378b3</id>
<content type='text'>
introduce interrupt transfer route selection and SPI IRQ visibility macros
unify DMA and INT completion handling with timeout-triggered abort recovery
keep short transfers on polling and use DMA or INT only when eligible
refine STM32 SPI init and IRQ registration paths for mixed transfer backends
</content>
</entry>
<entry>
<title>feat[STM32][SPI]: refine dma config hierarchy for hard spi</title>
<updated>2026-05-20T02:42:56Z</updated>
<author>
<name>wdfk-prog</name>
<email>1425075683@qq.com</email>
</author>
<published>2026-04-15T02:53:21Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=e37e3107f4bb18a06f4b922032345a2e1938f893'/>
<id>urn:sha1:e37e3107f4bb18a06f4b922032345a2e1938f893</id>
<content type='text'>
refine the stm32 hard spi dma configuration hierarchy with shared feature macros

align dma flag usage with rt-device dma flags and gate dma-only fields and paths

make the dma transfer threshold configurable through BSP_SPI_DMA_TRANS_MIN_LEN
</content>
</entry>
<entry>
<title>refactor[STM32][DMA]: add common DMA helper layer for HAL drivers</title>
<updated>2026-05-06T07:30:39Z</updated>
<author>
<name>wdfk-prog</name>
<email>1425075683@qq.com</email>
</author>
<published>2026-05-05T01:06:22Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=c45f5f926725d521db3a438117688c2011c0bed6'/>
<id>urn:sha1:c45f5f926725d521db3a438117688c2011c0bed6</id>
<content type='text'>
- add drv_dma common helpers and stm32_dma_config descriptors for STM32 series
- refactor i2c, spi, usart, qspi, and sdio DMA setup and deinit paths to reuse the common layer
- unify DMA IRQ enable, rollback handling, and const board-level DMA configuration usage
</content>
</entry>
<entry>
<title>feat[SPI]: Add SPI device detach function</title>
<updated>2025-09-25T03:41:58Z</updated>
<author>
<name>wdfk-prog</name>
<email>1425075683@qq.com</email>
</author>
<published>2025-09-25T02:31:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=7e5cd483600a5ad66d3d9d3dc761281469bec69e'/>
<id>urn:sha1:7e5cd483600a5ad66d3d9d3dc761281469bec69e</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[stm32] split stm32 drivers as normal and nano drivers</title>
<updated>2023-12-03T13:25:00Z</updated>
<author>
<name>Meco Man</name>
<email>920369182@qq.com</email>
</author>
<published>2023-12-02T17:32:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=860094e89366bd6f714728e2e9c3de7517a91720'/>
<id>urn:sha1:860094e89366bd6f714728e2e9c3de7517a91720</id>
<content type='text'>
- move all normal drivers (devices framework drivers) into drivers
  folder.
- create nano folder for nano drivers
  nano drivers are only for a simply wrap of the HAL function, and
  not seek for adopting rt-thread devcies framework.
- provide unified nano console and GPIO drivers.
</content>
</entry>
</feed>
