<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/bsp/wch/risc-v, branch v5.0.x</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/bsp/wch/risc-v?h=v5.0.x</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/bsp/wch/risc-v?h=v5.0.x'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2023-03-31T08:49:48Z</updated>
<entry>
<title>sync and update all projects (#7138)</title>
<updated>2023-03-31T08:49:48Z</updated>
<author>
<name>yangjie11</name>
<email>39754270+yangjie11@users.noreply.github.com</email>
</author>
<published>2023-03-31T08:49:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=95e6b69b8e56f86ac8a6d6718a16d255527e87cf'/>
<id>urn:sha1:95e6b69b8e56f86ac8a6d6718a16d255527e87cf</id>
<content type='text'>
* sync and update</content>
</entry>
<entry>
<title>[atomic]添加arm与risc-v下的常用原子操作函数 (#7053)</title>
<updated>2023-03-23T12:06:50Z</updated>
<author>
<name>Yaochenger</name>
<email>75192526+Yaochenger@users.noreply.github.com</email>
</author>
<published>2023-03-23T12:06:50Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=de4f23748212dbba7d0250fdac3ae583e74fcbed'/>
<id>urn:sha1:de4f23748212dbba7d0250fdac3ae583e74fcbed</id>
<content type='text'>
* Update Kconfig
* Update trap_gcc.S
* Update bsp/hifive1/drivers/SConscript

Co-authored-by: Man, Jianting (Meco) &lt;920369182@qq.com&gt;
* Update SConscript
* [atomic]提交一份arm与risc-v架构下的常用原子操作函数
* 修改变量类型
* 更新rtatomic.h与atomic_port.c
* 更新rt-thread\libcpu\arm\common\atomic_port.c
* 更新include/rtatomic.h与libcpu/arm/common/SConscript
* 更新include/rtatomic.h
* 修正格式与Kconfig
* 修正格式与文件结构

* 规范文件格式与文件重命名
* 添加测试用例与CI
* 添加函数声明
* 修改virt64/SConscript 添加atomic_riscv.c
  * 1.规范代码风格
  * 2.添加RISC-V64原子指令支持 解决在RV64下编译器将32-bit运算结果扩展为64-bit 导致判断错误
* 添加C11标准库原子操作测试

---------

Co-authored-by: Man, Jianting (Meco) &lt;920369182@qq.com&gt;</content>
</entry>
<entry>
<title>format sconscript Kconfig files</title>
<updated>2023-03-19T11:08:27Z</updated>
<author>
<name>Meco Man</name>
<email>920369182@qq.com</email>
</author>
<published>2023-03-18T23:28:58Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=c3820a2c1b3bd30f1bed0a19ad9834ca69508895'/>
<id>urn:sha1:c3820a2c1b3bd30f1bed0a19ad9834ca69508895</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[error code][-RT_EIO] fix that use RT_EIO without -</title>
<updated>2023-03-17T00:20:37Z</updated>
<author>
<name>Meco Man</name>
<email>920369182@qq.com</email>
</author>
<published>2023-03-16T17:12:51Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=2cc9bd876e0c52e4ffd52ff5769f81020389c486'/>
<id>urn:sha1:2cc9bd876e0c52e4ffd52ff5769f81020389c486</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[bsp][rtduino] update arduino_main.cpp</title>
<updated>2023-03-06T02:10:08Z</updated>
<author>
<name>Meco Man</name>
<email>920369182@qq.com</email>
</author>
<published>2023-03-06T01:22:24Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=0429452465a8e8968028e9ac06b66a1936192808'/>
<id>urn:sha1:0429452465a8e8968028e9ac06b66a1936192808</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu/riscv]迁移libcpu/riscv/ch32中文件至bsp (#7004)</title>
<updated>2023-03-02T14:17:43Z</updated>
<author>
<name>Yaochenger</name>
<email>75192526+Yaochenger@users.noreply.github.com</email>
</author>
<published>2023-03-02T14:17:43Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=95540854a669bffd29ed7bde05d4a12addd43319'/>
<id>urn:sha1:95540854a669bffd29ed7bde05d4a12addd43319</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu][riscv]整合libcpu/riscv中的移植文件 提供一份公共代码于common (#6941)</title>
<updated>2023-03-01T06:32:43Z</updated>
<author>
<name>Yaochenger</name>
<email>75192526+Yaochenger@users.noreply.github.com</email>
</author>
<published>2023-03-01T06:32:43Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=b9e4fcfc6878aa05cca277ea3557299e59207965'/>
<id>urn:sha1:b9e4fcfc6878aa05cca277ea3557299e59207965</id>
<content type='text'>
整合libcpu/riscv中的移植文件 提供一份公共代码于common

在提交本pr时，除hpmicro的内核，rv32内核bsp已完成去除大部分的冗余，大部分代码采用common中的实现。本pr的作用是进一步统一common中的文件，从而提供一份公用代码，新移植的RV32内核的BSP可以全部使用common代码。

- 在common中提供一份公用文件：interrupt_gcc.S
- 修改原有的文件，将原有的中断中上下文切换代码替换为interrupt_gcc.S
- 基于上述修改，修改仓库中risc-v内核的BSP与移植相关的部分 (主要包含中断入口函数 中断栈等)
- 在common中提供一份公用文件：trap_common.c；提供统一中断入口函数，中断入口函数初始化，中断入口注册等函数，并完善异常时的信息输出

- 在common中提供一份公用文件：rt_hw_stack_frame.h；将栈帧结构体剥离，供用户使用

- 在上述工作完成后，在上述工作的基础上测试仓库中risc-v内核的BSP

- 完善函数中的命名，完善中断栈的获取

- 提供一份详细的基于现有common文件的移植指南

  #### 在什么测试环境下测试通过 

- 1.CH32V307V-R1-R0
- 2.CH32V208W-R0-1V4
- 3.HPM6750EVKMINI
- 4.GD32VF103V-EVAL
- 5.qemu(CORE-V-MCU )

&gt; 与上述开发板使用同样芯片的BSP均测试通过

在CH32V307V-R1-R0与HPM6750EVKMINI上基于现有移植文件进行多线程复杂场景下的长时间测试，测试过程系统运行正常。</content>
</entry>
<entry>
<title>[bsp][ch32] fix the empty function ch32dma_transmit return error code as -RT_EIO</title>
<updated>2023-02-28T22:41:17Z</updated>
<author>
<name>linshire</name>
<email>89723088+linshire@users.noreply.github.com</email>
</author>
<published>2023-02-28T22:41:17Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=4021b821618e4d584d17b9208fcce96c5675bb7e'/>
<id>urn:sha1:4021b821618e4d584d17b9208fcce96c5675bb7e</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[wch][spi] 修改ch32 risc-v spi底层驱动函数返回值类型 (#6979)</title>
<updated>2023-02-27T23:26:16Z</updated>
<author>
<name>liYangYang</name>
<email>941843540@qq.com</email>
</author>
<published>2023-02-27T23:26:16Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=26fab3e792b051c1e478637fe0707211a4b25f30'/>
<id>urn:sha1:26fab3e792b051c1e478637fe0707211a4b25f30</id>
<content type='text'>
* [wch][spi] 修改ch32 risc-v spi底层驱动函数返回值类型

---------

Co-authored-by: Zxy &lt;1308465141@qq.com&gt;
Co-authored-by: Man, Jianting (Meco) &lt;920369182@qq.com&gt;</content>
</entry>
<entry>
<title>[ch32][bsp] fix warning: rt_size_t to rt_ssize_t</title>
<updated>2023-02-25T18:50:33Z</updated>
<author>
<name>linshire</name>
<email>89723088+linshire@users.noreply.github.com</email>
</author>
<published>2023-02-25T18:50:33Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=e63e33a3c64327aef3556fa811df0a8ec1e0e7ee'/>
<id>urn:sha1:e63e33a3c64327aef3556fa811df0a8ec1e0e7ee</id>
<content type='text'>
</content>
</entry>
</feed>
