<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/components/libc/libdl/dlelf.c, branch v4.0.x</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/components/libc/libdl/dlelf.c?h=v4.0.x</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/components/libc/libdl/dlelf.c?h=v4.0.x'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2021-04-27T13:24:42Z</updated>
<entry>
<title>[ADD]riscv.c dlmodule can support riscv architecture</title>
<updated>2021-04-27T13:24:42Z</updated>
<author>
<name>chunyexixiaoyu</name>
<email>834670833@qq.com</email>
</author>
<published>2021-04-25T12:01:23Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=2afca007874df3a056dcad382a303b4903e6206d'/>
<id>urn:sha1:2afca007874df3a056dcad382a303b4903e6206d</id>
<content type='text'>
[CHG]dlelf.c support distinguishing 32-bit ELF format and 64-bit ELF format
</content>
</entry>
<entry>
<title>[compoenets] auto &amp; manual formatted</title>
<updated>2021-03-08T10:19:04Z</updated>
<author>
<name>Meco Man</name>
<email>920369182@qq.com</email>
</author>
<published>2021-03-08T10:19:04Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=3c05a4e7193ee553bf502560e7de4be6489c7629'/>
<id>urn:sha1:3c05a4e7193ee553bf502560e7de4be6489c7629</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Add priority &amp; stack_size param parsing for dlmodule</title>
<updated>2020-01-03T06:31:38Z</updated>
<author>
<name>tonyzheng-rockchip</name>
<email>tony.zheng@rock-chips.com</email>
</author>
<published>2020-01-03T01:23:44Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=1f5118f7ddfead2d4924e8a2018f32ab388c7392'/>
<id>urn:sha1:1f5118f7ddfead2d4924e8a2018f32ab388c7392</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Update all of debug log definition to DBG_TAG and DBG_LVL.</title>
<updated>2019-04-12T02:18:57Z</updated>
<author>
<name>armink</name>
<email>armink.ztl@gmail.com</email>
</author>
<published>2019-04-12T02:18:57Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=fa4d4ab7cf774ccb701d01a6fd1371ce8d9474e9'/>
<id>urn:sha1:fa4d4ab7cf774ccb701d01a6fd1371ce8d9474e9</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Remove the DBG_COLOR and DBG_ENABLE definition.</title>
<updated>2019-03-06T09:54:30Z</updated>
<author>
<name>armink</name>
<email>armink.ztl@gmail.com</email>
</author>
<published>2019-03-06T09:07:15Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=0d7ba79219f939ad0dc55eb70872e11c950b0da8'/>
<id>urn:sha1:0d7ba79219f939ad0dc55eb70872e11c950b0da8</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[dlmodule] Add cache ops in dlmodule.</title>
<updated>2018-09-01T03:00:42Z</updated>
<author>
<name>Bernard Xiong</name>
<email>bernard.xiong@gmail.com</email>
</author>
<published>2018-09-01T03:00:42Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=ba5c1bea44025d906b5d402dbeebcc27ea3ebc44'/>
<id>urn:sha1:ba5c1bea44025d906b5d402dbeebcc27ea3ebc44</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[Kernel] move module tolibc/libdl.</title>
<updated>2018-08-30T12:27:45Z</updated>
<author>
<name>Bernard Xiong</name>
<email>bernard.xiong@gmail.com</email>
</author>
<published>2018-08-30T12:27:45Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=efe4523132169a4f28b84b1820a1a71d35118965'/>
<id>urn:sha1:efe4523132169a4f28b84b1820a1a71d35118965</id>
<content type='text'>
</content>
</entry>
</feed>
