<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/components/lwp/arch, branch copilot/update-kconfig-help-descriptions</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/components/lwp/arch?h=copilot%2Fupdate-kconfig-help-descriptions</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/components/lwp/arch?h=copilot%2Fupdate-kconfig-help-descriptions'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2025-07-23T01:39:17Z</updated>
<entry>
<title>[lwp][rv64] riscv: fix potential signal handler infinite loop</title>
<updated>2025-07-23T01:39:17Z</updated>
<author>
<name>Yulong Wang</name>
<email>2302147681@qq.com</email>
</author>
<published>2025-07-13T04:04:20Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=ee1fe2024e5a6c0d8582a5225a3e1083b88b2032'/>
<id>urn:sha1:ee1fe2024e5a6c0d8582a5225a3e1083b88b2032</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[lwp][rv64] restore tp register in arch_thread_signal_enter to fix user-mode memory access</title>
<updated>2025-07-23T01:38:35Z</updated>
<author>
<name>Yulong Wang</name>
<email>2302147681@qq.com</email>
</author>
<published>2025-07-12T13:10:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=e7a40ae6ec1fdcb0d74a4902cfbd50aee7ee8e8f'/>
<id>urn:sha1:e7a40ae6ec1fdcb0d74a4902cfbd50aee7ee8e8f</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[smart] rename the Group name to 'lwProcess' and optimize the error handling for vDSO building.</title>
<updated>2025-07-07T01:44:37Z</updated>
<author>
<name>bernard</name>
<email>bernard.xiong@rt-thread.com</email>
</author>
<published>2025-06-25T16:05:00Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=172676e115666ac3f91e468f6d668b62b1844b45'/>
<id>urn:sha1:172676e115666ac3f91e468f6d668b62b1844b45</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[smart] move vdso.c to arch/common folder.</title>
<updated>2025-05-19T10:29:26Z</updated>
<author>
<name>bernard</name>
<email>bernard.xiong@rt-thread.com</email>
</author>
<published>2025-05-12T11:54:33Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=921abdfb419efe60982ee6bc879db49f163b6e23'/>
<id>urn:sha1:921abdfb419efe60982ee6bc879db49f163b6e23</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[smart] Add vDSO support for RISC-V architecture and refactor related components</title>
<updated>2025-05-19T10:29:26Z</updated>
<author>
<name>bernard</name>
<email>bernard.xiong@rt-thread.com</email>
</author>
<published>2025-05-12T11:29:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=721dfbfe017583914d37ad30aea5d5634070ede2'/>
<id>urn:sha1:721dfbfe017583914d37ad30aea5d5634070ede2</id>
<content type='text'>
- Implemented vDSO functionality for the RISC-V architecture, including the necessary source files and linker scripts.
- Introduced a new `vdso_sys.c` file for RISC-V, containing functions to handle time retrieval using the vDSO mechanism.
- Created architecture-specific linker scripts (`vdso.lds.S`) for both AArch64 and RISC-V.
- Updated the build system to support vDSO compilation for RISC-V, including necessary adjustments in `SConstruct` files.
- Refactored existing vDSO code to improve compatibility and maintainability across architectures.
- Adjusted the maximum number of PTY devices in the terminal configuration from 64 to 32 for better resource management.
- Fixed minor issues in existing code, including correcting the path for the vDSO shared library and ensuring proper function definitions.
</content>
</entry>
<entry>
<title>[lwp/riscv]修正用户态参数空间占用堆地址空间的问题 (#10014)</title>
<updated>2025-02-24T01:17:22Z</updated>
<author>
<name>heyuanjie87</name>
<email>943313837@qq.com</email>
</author>
<published>2025-02-24T01:17:22Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=5206b3ae2dbb455029696da0097c8ea3634b4af1'/>
<id>urn:sha1:5206b3ae2dbb455029696da0097c8ea3634b4af1</id>
<content type='text'>
* [lwp/riscv]修正用户态参数空间占用堆空间的问题</content>
</entry>
<entry>
<title>kernel: cleanup debug APIs</title>
<updated>2024-12-20T22:50:00Z</updated>
<author>
<name>Chen Wang</name>
<email>unicorn_wang@outlook.com</email>
</author>
<published>2024-12-20T02:57:24Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=7c7ff6e532598ba6fd8cf95da92b134081a03988'/>
<id>urn:sha1:7c7ff6e532598ba6fd8cf95da92b134081a03988</id>
<content type='text'>
- `dbg_log` is a “NOT RECOMMENDED API”, convert the calling of this
  API to LOG_x and remove this API.

- `dbg_here`/`dbg_enter`/`dbg_exit`: no one use these APIs, remove
  them directly.

Signed-off-by: Chen Wang &lt;unicorn_wang@outlook.com&gt;
</content>
</entry>
<entry>
<title>feat: smart: user space context optimization</title>
<updated>2024-09-20T03:02:39Z</updated>
<author>
<name>Shell</name>
<email>smokewood@qq.com</email>
</author>
<published>2024-09-14T02:52:46Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=9a27de92ae86dd23581e8294fac95353c9eb0145'/>
<id>urn:sha1:9a27de92ae86dd23581e8294fac95353c9eb0145</id>
<content type='text'>
This patch optimizes the user-space context handling in the ARM64
architecture, specifically improving how the context is saved and
restored during system calls and interrupts. The changes make the
code more efficient and easier to maintain, while ensuring proper
preservation of user context during system transitions.

Changes:
- Introduced a parameter for context saving to improve flexibility.
- Replaced hardcoded stack pointer operations with frame-relative
  references for better readability and code reuse.
- Simplified context restoration, removing redundant operations like
  loading/storing floating-point registers.

Signed-off-by: Shell &lt;smokewood@qq.com&gt;
</content>
</entry>
<entry>
<title>[libcpu/arm64] feat: Trimming General Context</title>
<updated>2024-07-18T09:41:48Z</updated>
<author>
<name>Shell</name>
<email>smokewood@qq.com</email>
</author>
<published>2024-04-18T09:12:10Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=7138f340b2c1cf002779a45d73c4d30295d44c58'/>
<id>urn:sha1:7138f340b2c1cf002779a45d73c4d30295d44c58</id>
<content type='text'>
This patch focuses on the ARM64 general context handling code.
The modifications are aimed at enhancing performance by simplifying
context save/restore operations.

Changes include:
- Adjusted stack alignment in `arch_set_thread_context` function.
- Updated `lwp_gcc.S` to reset frame pointer and link register.
- Refined `rt_hw_backtrace_frame_unwind` to handle user space address checks.
- Added `GET_THREAD_SELF` macro in `asm-generic.h`.
- Simplified context saving/restoring in `context_gcc.h` and related files.
- Optimized `rt_hw_context_switch_interrupt` and related assembly routines.

Signed-off-by: Shell &lt;smokewood@qq.com&gt;
</content>
</entry>
<entry>
<title>[lwp][vdso] Add VDSO functionality under the aarch64 architecture (#9176)</title>
<updated>2024-07-15T09:58:29Z</updated>
<author>
<name>rcitachi</name>
<email>yearsince@yeah.net</email>
</author>
<published>2024-07-15T09:58:29Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=14fb55933b173811467159df3e80e314b2e4415c'/>
<id>urn:sha1:14fb55933b173811467159df3e80e314b2e4415c</id>
<content type='text'>
Add VDSO functionality under the aarch64 architecture</content>
</entry>
</feed>
