<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/libcpu/arm/cortex-a/mmu.h, branch v4.0.3</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/libcpu/arm/cortex-a/mmu.h?h=v4.0.3</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/libcpu/arm/cortex-a/mmu.h?h=v4.0.3'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2019-03-29T12:22:25Z</updated>
<entry>
<title>Add standard rt-thread cache interfaces for arm/cortex-a.</title>
<updated>2019-03-29T12:22:25Z</updated>
<author>
<name>qz721</name>
<email>295354721@qq.com</email>
</author>
<published>2019-03-29T12:22:25Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=fbd40fc5b8b94cf370fdea9a2433991f43e542f6'/>
<id>urn:sha1:fbd40fc5b8b94cf370fdea9a2433991f43e542f6</id>
<content type='text'>
Add cache invalidate and clean interfaces.
Adjust the default cache type of memory to 'WriteBach with WriteAllocate'.
</content>
</entry>
<entry>
<title>Make 'qemu-vexpress-a9' and 'imx6ul' use the same libcpu code.</title>
<updated>2019-03-25T12:03:49Z</updated>
<author>
<name>qz721</name>
<email>295354721@qq.com</email>
</author>
<published>2019-03-25T12:03:49Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=2eb1bef773e099ac93ec74dba7ec216bdf61597c'/>
<id>urn:sha1:2eb1bef773e099ac93ec74dba7ec216bdf61597c</id>
<content type='text'>
</content>
</entry>
</feed>
