<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/libcpu/arm/cortex-m4, branch v5.3.0</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/libcpu/arm/cortex-m4?h=v5.3.0</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/libcpu/arm/cortex-m4?h=v5.3.0'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2026-08-12T04:54:50Z</updated>
<entry>
<title>refactor(pic): dispatch NVIC IRQs through traps</title>
<updated>2026-08-12T04:54:50Z</updated>
<author>
<name>Rbb666</name>
<email>zhangbingru@rt-thread.com</email>
</author>
<published>2026-08-03T03:54:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=46fdeefb3239f8f4a22a373fc6fd362499389c9e'/>
<id>urn:sha1:46fdeefb3239f8f4a22a373fc6fd362499389c9e</id>
<content type='text'>
</content>
</entry>
<entry>
<title>fix(dm): route Cortex-M resets through power core</title>
<updated>2026-08-12T04:54:50Z</updated>
<author>
<name>Rbb666</name>
<email>zhangbingru@rt-thread.com</email>
</author>
<published>2026-08-03T03:54:06Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=1f23e3f27052a6b7fd75def2da634c79db5773e2'/>
<id>urn:sha1:1f23e3f27052a6b7fd75def2da634c79db5773e2</id>
<content type='text'>
</content>
</entry>
<entry>
<title>feat(dm): support OFW on Cortex-M targets</title>
<updated>2026-08-12T04:54:50Z</updated>
<author>
<name>Rbb666</name>
<email>zhangbingru@rt-thread.com</email>
</author>
<published>2026-07-31T07:07:36Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=6b4f34204ed2da80b7c37b912612c65cebc30ce3'/>
<id>urn:sha1:6b4f34204ed2da80b7c37b912612c65cebc30ce3</id>
<content type='text'>
Add the ARM NVIC PIC driver, no-MMU I/O mapping, built-in FDT support, and Cortex-M CPU hooks required by the native RT-Thread device model.
</content>
</entry>
<entry>
<title>fix IAR build error</title>
<updated>2026-06-02T10:05:02Z</updated>
<author>
<name>蒙蒙plus</name>
<email>chengmeng_2@outlook.com</email>
</author>
<published>2026-05-28T10:08:24Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=b1d51b4964a316e7225b94728c6701b4948b0735'/>
<id>urn:sha1:b1d51b4964a316e7225b94728c6701b4948b0735</id>
<content type='text'>
</content>
</entry>
<entry>
<title>feat(core): Add Cortex-M4 interrupt context helpers</title>
<updated>2026-04-08T10:58:33Z</updated>
<author>
<name>wdfk-prog</name>
<email>1425075683@qq.com</email>
</author>
<published>2026-04-08T05:45:46Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=e74547bbb36c38bbebf8baca4d728b3db14885df'/>
<id>urn:sha1:e74547bbb36c38bbebf8baca4d728b3db14885df</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Reorganize Group names in build system for clarity and IDE integration #10923</title>
<updated>2025-11-16T03:40:53Z</updated>
<author>
<name>Copilot</name>
<email>198982749+Copilot@users.noreply.github.com</email>
</author>
<published>2025-11-16T03:40:53Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=30e1e5e9dcdaff17258edf70b9f9783e08356288'/>
<id>urn:sha1:30e1e5e9dcdaff17258edf70b9f9783e08356288</id>
<content type='text'>
</content>
</entry>
<entry>
<title>fix:Fixed compilation error for libcpu/cortex-m4. (#10756)</title>
<updated>2025-09-28T08:08:02Z</updated>
<author>
<name>R b b666</name>
<email>64397326+Rbb666@users.noreply.github.com</email>
</author>
<published>2025-09-28T08:08:02Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=2b65a6f2a77f8871cc345b2250d8b2ac1045839b'/>
<id>urn:sha1:2b65a6f2a77f8871cc345b2250d8b2ac1045839b</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu][cortex-m4]Added HardFault_Handler to save floating point registers.</title>
<updated>2025-08-19T13:40:57Z</updated>
<author>
<name>Rbb666</name>
<email>zhangbingru@rt-thread.com</email>
</author>
<published>2025-08-18T14:46:10Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=990fc23628a0ce6285162abfe1f36e08e3592d60'/>
<id>urn:sha1:990fc23628a0ce6285162abfe1f36e08e3592d60</id>
<content type='text'>
</content>
</entry>
<entry>
<title>add readme files</title>
<updated>2024-08-29T03:58:52Z</updated>
<author>
<name>Evlers</name>
<email>1425295900@qq.com</email>
</author>
<published>2024-08-29T03:00:40Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=8249e71bcccffc8d4e96b32178f1e40863656ccf'/>
<id>urn:sha1:8249e71bcccffc8d4e96b32178f1e40863656ccf</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu][arm][cortex-m4] allows rewrite to interrupt enable/disable api to support independent interrupts management</title>
<updated>2024-08-29T03:58:52Z</updated>
<author>
<name>Evlers</name>
<email>1425295900@qq.com</email>
</author>
<published>2024-08-14T06:59:52Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=8c0f6894523d8007678ab1ab5e346a8b090a837d'/>
<id>urn:sha1:8c0f6894523d8007678ab1ab5e346a8b090a837d</id>
<content type='text'>
</content>
</entry>
</feed>
