<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/libcpu/arm/cortex-m7, branch v5.3.0-beta</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/libcpu/arm/cortex-m7?h=v5.3.0-beta</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/libcpu/arm/cortex-m7?h=v5.3.0-beta'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2026-08-12T04:54:50Z</updated>
<entry>
<title>refactor(pic): dispatch NVIC IRQs through traps</title>
<updated>2026-08-12T04:54:50Z</updated>
<author>
<name>Rbb666</name>
<email>zhangbingru@rt-thread.com</email>
</author>
<published>2026-08-03T03:54:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=46fdeefb3239f8f4a22a373fc6fd362499389c9e'/>
<id>urn:sha1:46fdeefb3239f8f4a22a373fc6fd362499389c9e</id>
<content type='text'>
</content>
</entry>
<entry>
<title>fix(dm): route Cortex-M resets through power core</title>
<updated>2026-08-12T04:54:50Z</updated>
<author>
<name>Rbb666</name>
<email>zhangbingru@rt-thread.com</email>
</author>
<published>2026-08-03T03:54:06Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=1f23e3f27052a6b7fd75def2da634c79db5773e2'/>
<id>urn:sha1:1f23e3f27052a6b7fd75def2da634c79db5773e2</id>
<content type='text'>
</content>
</entry>
<entry>
<title>feat(dm): support OFW on Cortex-M targets</title>
<updated>2026-08-12T04:54:50Z</updated>
<author>
<name>Rbb666</name>
<email>zhangbingru@rt-thread.com</email>
</author>
<published>2026-07-31T07:07:36Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=6b4f34204ed2da80b7c37b912612c65cebc30ce3'/>
<id>urn:sha1:6b4f34204ed2da80b7c37b912612c65cebc30ce3</id>
<content type='text'>
Add the ARM NVIC PIC driver, no-MMU I/O mapping, built-in FDT support, and Cortex-M CPU hooks required by the native RT-Thread device model.
</content>
</entry>
<entry>
<title>fix(libcpu): correct arm mpu region validation precedence</title>
<updated>2026-04-07T02:13:33Z</updated>
<author>
<name>AFWEF_147</name>
<email>olm_cse@hust.edu.cn</email>
</author>
<published>2026-03-26T13:55:23Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=2960935d2e34623a316fd0e9c5f6399d9e937f04'/>
<id>urn:sha1:2960935d2e34623a316fd0e9c5f6399d9e937f04</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu][cortex-m7]Canonical alignment</title>
<updated>2026-03-15T05:02:57Z</updated>
<author>
<name>wdfk-prog</name>
<email>1425075683@qq.com</email>
</author>
<published>2024-08-05T15:56:29Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=b7686b8d793527b14d3ff52a7db42a01f9dc6f69'/>
<id>urn:sha1:b7686b8d793527b14d3ff52a7db42a01f9dc6f69</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Reorganize Group names in build system for clarity and IDE integration #10923</title>
<updated>2025-11-16T03:40:53Z</updated>
<author>
<name>Copilot</name>
<email>198982749+Copilot@users.noreply.github.com</email>
</author>
<published>2025-11-16T03:40:53Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=30e1e5e9dcdaff17258edf70b9f9783e08356288'/>
<id>urn:sha1:30e1e5e9dcdaff17258edf70b9f9783e08356288</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[bsp][stm32][artpi]:fix artpi nano (#10122)</title>
<updated>2025-03-18T14:55:13Z</updated>
<author>
<name>CYFS</name>
<email>2805686936@qq.com</email>
</author>
<published>2025-03-18T14:55:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=b0e7cba9fddd45a4a51e228fc2f8721714bd7be9'/>
<id>urn:sha1:b0e7cba9fddd45a4a51e228fc2f8721714bd7be9</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Correct ".cpu cortex-m4" to ".cpu cortex-m7"</title>
<updated>2024-07-11T12:42:50Z</updated>
<author>
<name>childerxxx</name>
<email>childerxxx@gmail.com</email>
</author>
<published>2024-07-11T09:20:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=d7914defddc67863033ef4b49a99601d79b9ecd0'/>
<id>urn:sha1:d7914defddc67863033ef4b49a99601d79b9ecd0</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu] discard rt_current_thread (#8976)</title>
<updated>2024-05-26T14:00:17Z</updated>
<author>
<name>Shell</name>
<email>smokewood@qq.com</email>
</author>
<published>2024-05-26T14:00:17Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=397cdcd1320d096d41523cbbe0bf743e872d5e70'/>
<id>urn:sha1:397cdcd1320d096d41523cbbe0bf743e872d5e70</id>
<content type='text'>
* [libcpu] rv64: discard rt_current_thread

* arm: using rt_thread_self to fetch current TCB</content>
</entry>
<entry>
<title>[cpu_cache] fix function replaced by macro</title>
<updated>2024-04-19T00:40:55Z</updated>
<author>
<name>wirano</name>
<email>git@wirano.me</email>
</author>
<published>2024-04-19T00:37:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=202bacb44d9a4a253d74653d26714c1ae825822c'/>
<id>urn:sha1:202bacb44d9a4a253d74653d26714c1ae825822c</id>
<content type='text'>
</content>
</entry>
</feed>
