<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/libcpu/arm/cortex-r4, branch v4.0.1</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/libcpu/arm/cortex-r4?h=v4.0.1</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/libcpu/arm/cortex-r4?h=v4.0.1'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2019-01-06T22:09:45Z</updated>
<entry>
<title>[libcpu] Add SConscript in libcpu.</title>
<updated>2019-01-06T22:09:45Z</updated>
<author>
<name>Bernard Xiong</name>
<email>bernard.xiong@gmail.com</email>
</author>
<published>2019-01-06T22:09:45Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=bde47018b8327fb8106c68e84a719a97243a1653'/>
<id>urn:sha1:bde47018b8327fb8106c68e84a719a97243a1653</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu/arm/cortex-r4]rt_hw_interrupt_install函数name参数增加const限定</title>
<updated>2018-12-05T12:35:43Z</updated>
<author>
<name>liruncong</name>
<email>liruncong2018@qq.com</email>
</author>
<published>2018-12-05T12:35:43Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=8ce36092c50907d3d103e856c81eac8a79ea502c'/>
<id>urn:sha1:8ce36092c50907d3d103e856c81eac8a79ea502c</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[license] Change the license of libarm to Apache.</title>
<updated>2018-10-14T17:35:07Z</updated>
<author>
<name>Bernard Xiong</name>
<email>bernard.xiong@gmail.com</email>
</author>
<published>2018-10-14T17:35:07Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=7c425408b4335d7af2fefcfa51174735b98037ed'/>
<id>urn:sha1:7c425408b4335d7af2fefcfa51174735b98037ed</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu]: add 8-byte alignment for arm architecture &amp;&amp; optimize code format</title>
<updated>2017-12-21T08:37:38Z</updated>
<author>
<name>SummerGift</name>
<email>zy_770077@qq.com</email>
</author>
<published>2017-12-21T08:32:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=fc7a5abc7635a1b37bd9202072f279e9930e5eb5'/>
<id>urn:sha1:fc7a5abc7635a1b37bd9202072f279e9930e5eb5</id>
<content type='text'>
</content>
</entry>
<entry>
<title>cortex-r4: use byte to allocate the stack</title>
<updated>2013-11-17T04:49:08Z</updated>
<author>
<name>Grissiom</name>
<email>chaos.proton@gmail.com</email>
</author>
<published>2013-11-17T04:19:04Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=0c9b9ced315210159974dcba7d0dc40c18c46ad2'/>
<id>urn:sha1:0c9b9ced315210159974dcba7d0dc40c18c46ad2</id>
<content type='text'>
Unit of "byte" is more intuitive than "long".
</content>
</entry>
<entry>
<title>cortex-r4: let svc mode reuse the stack of IRQ on startup</title>
<updated>2013-11-17T04:49:07Z</updated>
<author>
<name>Grissiom</name>
<email>chaos.proton@gmail.com</email>
</author>
<published>2013-11-17T04:13:25Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=a8520ed383e9557993d647f477ecb4d6658c3ccd'/>
<id>urn:sha1:a8520ed383e9557993d647f477ecb4d6658c3ccd</id>
<content type='text'>
As the svc stack is the stack of threads, there is no need to allocate a
separate stack for the startup. Reuse the IRQ stack should be OK.

Tested on rm48 board.
</content>
</entry>
<entry>
<title>cortex-r4: dump register on traps</title>
<updated>2013-10-20T15:46:50Z</updated>
<author>
<name>Grissiom</name>
<email>chaos.proton@gmail.com</email>
</author>
<published>2013-10-20T15:00:44Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=377c6e6cc9b415793d4787c86d0e9dea5e47e914'/>
<id>urn:sha1:377c6e6cc9b415793d4787c86d0e9dea5e47e914</id>
<content type='text'>
We could not handle any traps except IRQ/FIQ.
</content>
</entry>
<entry>
<title>cortex-r4: remove RM48x50.h and add armv7.h</title>
<updated>2013-10-20T13:10:26Z</updated>
<author>
<name>Grissiom</name>
<email>chaos.proton@gmail.com</email>
</author>
<published>2013-10-20T13:09:45Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=e1e563e85c831e40c43cb7801434700e779dd750'/>
<id>urn:sha1:e1e563e85c831e40c43cb7801434700e779dd750</id>
<content type='text'>
</content>
</entry>
<entry>
<title>rm48: move some asm file to libcpu</title>
<updated>2013-10-20T10:51:46Z</updated>
<author>
<name>Grissiom</name>
<email>chaos.proton@gmail.com</email>
</author>
<published>2013-10-20T10:27:06Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=81ab083ae52ee3d1be3804ffe11685802e881bfe'/>
<id>urn:sha1:81ab083ae52ee3d1be3804ffe11685802e881bfe</id>
<content type='text'>
</content>
</entry>
<entry>
<title>rm48x50: add GCC support</title>
<updated>2013-10-20T10:51:45Z</updated>
<author>
<name>Grissiom</name>
<email>chaos.proton@gmail.com</email>
</author>
<published>2013-10-19T20:06:56Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=9568669109ffcb3aa6de8d07959795de71d505ae'/>
<id>urn:sha1:9568669109ffcb3aa6de8d07959795de71d505ae</id>
<content type='text'>
</content>
</entry>
</feed>
