<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/libcpu/arm, branch stable-v3.0.x</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/libcpu/arm?h=stable-v3.0.x</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/libcpu/arm?h=stable-v3.0.x'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2018-01-31T10:54:11Z</updated>
<entry>
<title>[libcpu]: fixed #1196 FPU FPCA issue.</title>
<updated>2018-01-31T10:54:11Z</updated>
<author>
<name>aozima</name>
<email>wuyangyong@gmail.com</email>
</author>
<published>2018-01-31T10:54:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=dd1041bb7fe056c2b89463eccbbbac701a16bea2'/>
<id>urn:sha1:dd1041bb7fe056c2b89463eccbbbac701a16bea2</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu]: add 8-byte alignment for arm architecture &amp;&amp; optimize code format</title>
<updated>2017-12-21T08:37:38Z</updated>
<author>
<name>SummerGift</name>
<email>zy_770077@qq.com</email>
</author>
<published>2017-12-21T08:32:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=fc7a5abc7635a1b37bd9202072f279e9930e5eb5'/>
<id>urn:sha1:fc7a5abc7635a1b37bd9202072f279e9930e5eb5</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu]: add 8-byte alignment for armv6 architecture</title>
<updated>2017-12-21T07:35:48Z</updated>
<author>
<name>SummerGift</name>
<email>zy_770077@qq.com</email>
</author>
<published>2017-12-21T07:35:29Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=336207ad31710b0022be9a9a79e72dde2bf48d67'/>
<id>urn:sha1:336207ad31710b0022be9a9a79e72dde2bf48d67</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu]:optimize code format</title>
<updated>2017-12-21T07:14:23Z</updated>
<author>
<name>SummerGift</name>
<email>zy_770077@qq.com</email>
</author>
<published>2017-12-21T07:13:51Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=a4a85a28da2518be29228bb7c889e63f24f97552'/>
<id>urn:sha1:a4a85a28da2518be29228bb7c889e63f24f97552</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu]:optimize code format</title>
<updated>2017-12-21T06:55:34Z</updated>
<author>
<name>SummerGift</name>
<email>zy_770077@qq.com</email>
</author>
<published>2017-12-21T06:54:54Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=e7b17867596dfcf51061cd03a9960eb33d23a9d2'/>
<id>urn:sha1:e7b17867596dfcf51061cd03a9960eb33d23a9d2</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu]: add 8-byte alignment for armv6 architecture</title>
<updated>2017-12-21T02:13:47Z</updated>
<author>
<name>SummerGift</name>
<email>zy_770077@qq.com</email>
</author>
<published>2017-12-21T02:11:55Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=15715692d231fb7542c18dc1d4ef25eb2571d2d4'/>
<id>urn:sha1:15715692d231fb7542c18dc1d4ef25eb2571d2d4</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu] add volatile for __asm.</title>
<updated>2017-11-22T01:54:36Z</updated>
<author>
<name>SummerGift</name>
<email>zy_770077@qq.com</email>
</author>
<published>2017-11-21T09:18:33Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=eb72d191791c72080bc82e1e274c452265e03c5b'/>
<id>urn:sha1:eb72d191791c72080bc82e1e274c452265e03c5b</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu] add volatile for asm (" mcr   ") or asm (" mrc    ") instruct.</title>
<updated>2017-11-22T01:54:27Z</updated>
<author>
<name>SummerGift</name>
<email>zy_770077@qq.com</email>
</author>
<published>2017-11-21T09:08:49Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=2488624a184fced9df5b2c03c55e1f6db683512e'/>
<id>urn:sha1:2488624a184fced9df5b2c03c55e1f6db683512e</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[BSP] add i.MX 6UL BSP</title>
<updated>2017-11-01T05:30:17Z</updated>
<author>
<name>Bernard Xiong</name>
<email>bernard.xiong@gmail.com</email>
</author>
<published>2017-11-01T05:30:17Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=f6170a6e5bbfe073d05e2b741eb6883946704f44'/>
<id>urn:sha1:f6170a6e5bbfe073d05e2b741eb6883946704f44</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[bsp][at91sam9260] Fix the problem of the finsh function failure by using component initialization.</title>
<updated>2017-10-19T15:46:17Z</updated>
<author>
<name>weety</name>
<email>luohui2320@gmail.com</email>
</author>
<published>2017-10-19T15:46:17Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=6085f6826d9c19a9d0c7f3feafbd0a5996d7ec2e'/>
<id>urn:sha1:6085f6826d9c19a9d0c7f3feafbd0a5996d7ec2e</id>
<content type='text'>
</content>
</entry>
</feed>
