<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/libcpu/mips/common, branch v4.0.3</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/libcpu/mips/common?h=v4.0.3</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/libcpu/mips/common?h=v4.0.3'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2020-12-19T08:49:11Z</updated>
<entry>
<title>[SConscript]update group name</title>
<updated>2020-12-19T08:49:11Z</updated>
<author>
<name>yangjie</name>
<email>yangjiexaut@126.com</email>
</author>
<published>2020-12-19T08:49:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=ef62febf1f2461bdd72efcffde050905865a99c5'/>
<id>urn:sha1:ef62febf1f2461bdd72efcffde050905865a99c5</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[SConscript] change libcpu to LIBARCH,and correcte letter case</title>
<updated>2020-11-30T07:52:43Z</updated>
<author>
<name>yangjie11</name>
<email>yangjiexaut@126.com</email>
</author>
<published>2020-11-30T07:45:58Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=ba83ddc3c4e2fc16865b43f87081ab403a4941a9'/>
<id>urn:sha1:ba83ddc3c4e2fc16865b43f87081ab403a4941a9</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[SConscript]rename group name</title>
<updated>2020-11-20T05:38:11Z</updated>
<author>
<name>yangjie11</name>
<email>yangjiexaut@126.com</email>
</author>
<published>2020-11-20T05:38:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=91261e25b90d6258073f620ae14c003dae9eb16e'/>
<id>urn:sha1:91261e25b90d6258073f620ae14c003dae9eb16e</id>
<content type='text'>
</content>
</entry>
<entry>
<title>MIPS:fix the RT_EXCEPTION_MAX value</title>
<updated>2020-09-14T03:10:44Z</updated>
<author>
<name>michael</name>
<email>michael5hzg@gmail.com</email>
</author>
<published>2020-09-14T03:10:44Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=a8928c881ed935a1e2a45bb02bd0b2a7fe8d45d4'/>
<id>urn:sha1:a8928c881ed935a1e2a45bb02bd0b2a7fe8d45d4</id>
<content type='text'>
from &lt;see mips run&gt; know that cp0_cause's ExcCode have 5 bit filed and
the max exception is 32.
</content>
</entry>
<entry>
<title>fixed loongson bsp build on windows</title>
<updated>2020-09-04T03:57:35Z</updated>
<author>
<name>bigmagic</name>
<email>zhaofujin@rt-thread.com</email>
</author>
<published>2020-09-04T03:57:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=c66314a8b6a12412e34440e8369d9c77d43aaada'/>
<id>urn:sha1:c66314a8b6a12412e34440e8369d9c77d43aaada</id>
<content type='text'>
</content>
</entry>
<entry>
<title>add ls2k mmu</title>
<updated>2020-09-04T02:16:34Z</updated>
<author>
<name>bigmagic</name>
<email>zhaofujin@rt-thread.com</email>
</author>
<published>2020-09-04T01:31:42Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=1556ba8e7f84f34c56c7f3c13d5a5540371658d4'/>
<id>urn:sha1:1556ba8e7f84f34c56c7f3c13d5a5540371658d4</id>
<content type='text'>
</content>
</entry>
<entry>
<title>fix mips stackframe and exception</title>
<updated>2020-09-04T02:16:34Z</updated>
<author>
<name>bigmagic</name>
<email>zhaofujin@rt-thread.com</email>
</author>
<published>2020-08-26T04:03:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=bd95f3a94f53d1fd379e659ea9a56789d9fe471d'/>
<id>urn:sha1:bd95f3a94f53d1fd379e659ea9a56789d9fe471d</id>
<content type='text'>
</content>
</entry>
<entry>
<title>MIPS:improvement FPU support</title>
<updated>2020-08-25T03:52:07Z</updated>
<author>
<name>michael</name>
<email>michael5hzg@gmail.com</email>
</author>
<published>2020-08-25T03:52:07Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=3d0bdf4bb65bcb676b120ae273c8c28e7f52b911'/>
<id>urn:sha1:3d0bdf4bb65bcb676b120ae273c8c28e7f52b911</id>
<content type='text'>
</content>
</entry>
<entry>
<title>MIPS:remove redundant #ifdef ARCH_MIPS64</title>
<updated>2020-08-24T01:35:10Z</updated>
<author>
<name>michael</name>
<email>michael5hzg@gmail.com</email>
</author>
<published>2020-08-19T02:03:52Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=3ce53f9c797e4dae2da3b9235494f059b9a48c59'/>
<id>urn:sha1:3ce53f9c797e4dae2da3b9235494f059b9a48c59</id>
<content type='text'>
there exist redundant #ifdef ARCH_MIPS64 in asm.h, remove it
</content>
</entry>
<entry>
<title>fix ls2k libc and irq</title>
<updated>2020-06-21T15:28:11Z</updated>
<author>
<name>bigamgic</name>
<email>zhaofujin@rt-thread.com</email>
</author>
<published>2020-06-21T15:25:32Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=1ec681a55121b9b1d5fcdb274a3c3d10d408a960'/>
<id>urn:sha1:1ec681a55121b9b1d5fcdb274a3c3d10d408a960</id>
<content type='text'>
</content>
</entry>
</feed>
