<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/libcpu/mips/gs232, branch v4.0.4</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/libcpu/mips/gs232?h=v4.0.4</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/libcpu/mips/gs232?h=v4.0.4'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2021-03-27T09:51:56Z</updated>
<entry>
<title>[libcpu] auto formatted</title>
<updated>2021-03-27T09:51:56Z</updated>
<author>
<name>Meco Man</name>
<email>920369182@qq.com</email>
</author>
<published>2021-03-27T09:51:56Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=6c907c3a477b1f34ca1adb277748c3306110cabf'/>
<id>urn:sha1:6c907c3a477b1f34ca1adb277748c3306110cabf</id>
<content type='text'>
</content>
</entry>
<entry>
<title>ls1b: fix the count of GPIO IRQ and improvement the IRQ of UARTS.</title>
<updated>2021-01-31T14:33:58Z</updated>
<author>
<name>michael</name>
<email>michael5hzg@gmail.com</email>
</author>
<published>2021-01-31T14:33:58Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=242530ae7017dbe0b5efae7796d6914c3c57f9ad'/>
<id>urn:sha1:242530ae7017dbe0b5efae7796d6914c3c57f9ad</id>
<content type='text'>
from 1b manunal we know it have 64 GPIO IRQ and 12 UARTS
</content>
</entry>
<entry>
<title>mips:gs232:LS1C300 have 5 group INTC cells but LS1B have 4 group INTC cells</title>
<updated>2021-01-31T13:56:30Z</updated>
<author>
<name>michael</name>
<email>michael5hzg@gmail.com</email>
</author>
<published>2021-01-31T13:56:30Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=d874ab11098e9384869db6ad4a86c5c5d65ca432'/>
<id>urn:sha1:d874ab11098e9384869db6ad4a86c5c5d65ca432</id>
<content type='text'>
</content>
</entry>
<entry>
<title>remove unused function declarations</title>
<updated>2021-01-31T13:53:00Z</updated>
<author>
<name>michael</name>
<email>michael5hzg@gmail.com</email>
</author>
<published>2021-01-31T13:53:00Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=0af3666882491d5336274ee37da9c564a0eca202'/>
<id>urn:sha1:0af3666882491d5336274ee37da9c564a0eca202</id>
<content type='text'>
</content>
</entry>
<entry>
<title>resolve Conflicts</title>
<updated>2020-12-28T04:02:31Z</updated>
<author>
<name>yangjie</name>
<email>yangjiexaut@126.com</email>
</author>
<published>2020-12-28T04:02:31Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=eeaf1fcc50a9a6d25bebcc531db8e03baafaded3'/>
<id>urn:sha1:eeaf1fcc50a9a6d25bebcc531db8e03baafaded3</id>
<content type='text'>
	bsp/nrf52832/board/Sconscript
	bsp/nrf52832/startups/Sconscript
	bsp/raspberry-pi/raspi4-32/driver/SConscript
</content>
</entry>
<entry>
<title>[SConscript]update group name</title>
<updated>2020-12-19T08:49:11Z</updated>
<author>
<name>yangjie</name>
<email>yangjiexaut@126.com</email>
</author>
<published>2020-12-19T08:49:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=ef62febf1f2461bdd72efcffde050905865a99c5'/>
<id>urn:sha1:ef62febf1f2461bdd72efcffde050905865a99c5</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[SConscript] change libcpu to LIBARCH,and correcte letter case</title>
<updated>2020-11-30T07:52:43Z</updated>
<author>
<name>yangjie11</name>
<email>yangjiexaut@126.com</email>
</author>
<published>2020-11-30T07:45:58Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=ba83ddc3c4e2fc16865b43f87081ab403a4941a9'/>
<id>urn:sha1:ba83ddc3c4e2fc16865b43f87081ab403a4941a9</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[SConscript]rename group name</title>
<updated>2020-11-20T05:38:11Z</updated>
<author>
<name>yangjie11</name>
<email>yangjiexaut@126.com</email>
</author>
<published>2020-11-20T05:38:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=91261e25b90d6258073f620ae14c003dae9eb16e'/>
<id>urn:sha1:91261e25b90d6258073f620ae14c003dae9eb16e</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu][update]重启与关机函数：rt_hw_cpu_shutdown、rt_hw_cpu_reset，补充WEAK属性</title>
<updated>2020-11-20T00:49:51Z</updated>
<author>
<name>张世争</name>
<email>zhangshizheng@rt-thread.com</email>
</author>
<published>2020-11-20T00:49:51Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=355f8dd95cddcf784eb60bfea0a8d6ebf130fdf3'/>
<id>urn:sha1:355f8dd95cddcf784eb60bfea0a8d6ebf130fdf3</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu] mips: Merge loongson_1 into gs232</title>
<updated>2019-12-11T07:24:42Z</updated>
<author>
<name>Jiaxun Yang</name>
<email>jiaxun.yang@flygoat.com</email>
</author>
<published>2019-12-06T16:55:46Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=9ef986929cb2c39485da89ec39ad80316a5a9965'/>
<id>urn:sha1:9ef986929cb2c39485da89ec39ad80316a5a9965</id>
<content type='text'>
Previously Loongson 1B and Loongson 1C have their own libcpu
implemention, but they're almost identical. So we merge them
into gs232 and adapt to new common code.

Signed-off-by: Jiaxun Yang &lt;jiaxun.yang@flygoat.com&gt;
</content>
</entry>
</feed>
