<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/libcpu/risc-v/common/context_gcc.S, branch serialX-dev</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/libcpu/risc-v/common/context_gcc.S?h=serialX-dev</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/libcpu/risc-v/common/context_gcc.S?h=serialX-dev'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2023-01-05T02:06:09Z</updated>
<entry>
<title>[libcpu][riscv]移除ch32中的冗余文件,使用common下的文件 (#6813)</title>
<updated>2023-01-05T02:06:09Z</updated>
<author>
<name>Yaochenger</name>
<email>75192526+Yaochenger@users.noreply.github.com</email>
</author>
<published>2023-01-05T02:06:09Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=b99769f68635e2644e3ad5082409948c15778372'/>
<id>urn:sha1:b99769f68635e2644e3ad5082409948c15778372</id>
<content type='text'>
* [libcpu][riscv]移除ch32中的冗余文件,使用common下的文件

* 修正cpuport.h宏定义

* 规范宏定义格式</content>
</entry>
<entry>
<title>[libcpu][riscv] 添加宏用于区别是否开启FPU，更新ch32v208v-r0 -&gt;ch32v208w-r0，更新注释</title>
<updated>2022-12-28T23:47:39Z</updated>
<author>
<name>Yaochenger</name>
<email>1516081466@qq.com</email>
</author>
<published>2022-12-28T06:06:39Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=882a0af94ed60e181b7d8a509b6d3675286e7305'/>
<id>urn:sha1:882a0af94ed60e181b7d8a509b6d3675286e7305</id>
<content type='text'>
</content>
</entry>
<entry>
<title>sync branch rt-smart. (#6641)</title>
<updated>2022-12-03T04:07:44Z</updated>
<author>
<name>guo</name>
<email>guozhanxin@rt-thread.com</email>
</author>
<published>2022-12-03T04:07:44Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=ecf2d8215961ca7c539132b62a72df6072cc3e14'/>
<id>urn:sha1:ecf2d8215961ca7c539132b62a72df6072cc3e14</id>
<content type='text'>
* Synchronize the code of the rt mart branch to the master branch.
  * TTY device
  * Add lwP code from rt-smart
  * Add vnode in DFS, but DFS will be re-write for rt-smart
  * There are three libcpu for rt-smart:
    * arm/cortex-a, arm/aarch64
    * riscv64

Co-authored-by: Rbb666 &lt;zhangbingru@rt-thread.com&gt;
Co-authored-by: zhkag &lt;zhkag@foxmail.com&gt;</content>
</entry>
<entry>
<title>Merge pull request #4019 from bj-wanghz/dev</title>
<updated>2020-12-03T08:02:00Z</updated>
<author>
<name>Bernard Xiong</name>
<email>bernard.xiong@gmail.com</email>
</author>
<published>2020-12-03T08:02:00Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=a472656ee0e6fb0e3326564d9291b4c5bdc13ad9'/>
<id>urn:sha1:a472656ee0e6fb0e3326564d9291b4c5bdc13ad9</id>
<content type='text'>
fix long call linker error with 'jal', 'j' or conditional branch instruction in .S files for k210</content>
</entry>
<entry>
<title>[libcpu/risc-v][K210] add FPU support</title>
<updated>2020-11-20T05:53:50Z</updated>
<author>
<name>tangweikang</name>
<email>tangweikang@rt-thread.com</email>
</author>
<published>2020-11-20T04:05:37Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=c8deffcf56df79cbf817b02cb1d9b62c61565022'/>
<id>urn:sha1:c8deffcf56df79cbf817b02cb1d9b62c61565022</id>
<content type='text'>
</content>
</entry>
<entry>
<title>fix long call linker error with 'jal', 'j' or conditional branch instruction</title>
<updated>2020-11-11T01:58:20Z</updated>
<author>
<name>wanghongzhu</name>
<email>bj_wanghz@126.com</email>
</author>
<published>2020-11-11T01:58:20Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=111ecae6ad0483ede349483c04ffee66f2cdd2fe'/>
<id>urn:sha1:111ecae6ad0483ede349483c04ffee66f2cdd2fe</id>
<content type='text'>
</content>
</entry>
<entry>
<title>修改了上下文切换退出时的bug，该bug会导致中断被提前打开造成死锁</title>
<updated>2019-11-05T02:30:47Z</updated>
<author>
<name>ZhangTao</name>
<email>zhangtao@canaan-creative.com</email>
</author>
<published>2019-11-05T02:30:47Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=80a4912baf79d46c696ab4a5c7da92fb511d8cd9'/>
<id>urn:sha1:80a4912baf79d46c696ab4a5c7da92fb511d8cd9</id>
<content type='text'>
</content>
</entry>
<entry>
<title>fix signals for k210</title>
<updated>2019-05-11T01:37:25Z</updated>
<author>
<name>shaojinchun</name>
<email>shaojinchun@rt-thread.com</email>
</author>
<published>2019-05-11T01:00:15Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=bcb7fac0d0dd5b06d1fbc0b046883068b70f0e23'/>
<id>urn:sha1:bcb7fac0d0dd5b06d1fbc0b046883068b70f0e23</id>
<content type='text'>
</content>
</entry>
<entry>
<title>add k210 SMP support</title>
<updated>2018-12-28T01:41:18Z</updated>
<author>
<name>shaojinchun</name>
<email>shaojinchun@rt-thread.com</email>
</author>
<published>2018-12-28T01:06:32Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=86c76b0e8a4486dec13d61ee3ca68379b947dfb5'/>
<id>urn:sha1:86c76b0e8a4486dec13d61ee3ca68379b947dfb5</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu] Add unified RISC-V libcpu porting.</title>
<updated>2018-12-08T02:41:38Z</updated>
<author>
<name>Bernard Xiong</name>
<email>bernard.xiong@gmail.com</email>
</author>
<published>2018-12-08T02:41:38Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=2a7d814f77a42da4dc126a9e75f6e8705f6bf0cd'/>
<id>urn:sha1:2a7d814f77a42da4dc126a9e75f6e8705f6bf0cd</id>
<content type='text'>
</content>
</entry>
</feed>
