<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/libcpu/risc-v/t-head, branch copilot/fix-format-string-injection</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/libcpu/risc-v/t-head?h=copilot%2Ffix-format-string-injection</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/libcpu/risc-v/t-head?h=copilot%2Ffix-format-string-injection'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2026-02-26T09:26:47Z</updated>
<entry>
<title>fix[libcpu][risc-v]:</title>
<updated>2026-02-26T09:26:47Z</updated>
<author>
<name>shuta.lst</name>
<email>shuta.lst@alibaba-inc.com</email>
</author>
<published>2026-02-26T07:24:12Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=33f8aff9cf0411f0fe6e6d6231f296448387f247'/>
<id>urn:sha1:33f8aff9cf0411f0fe6e6d6231f296448387f247</id>
<content type='text'>
 - Implement _noncache() and _cache() function features;
 - Correct rt_hw_mmu_setup function for NORMAL_NOCACHE_MEM type property configuration;
 - Update C908/C906 PTE macro definition configuration;
</content>
</entry>
<entry>
<title>feat[libcpu][t-head][c908]: Support RISC-V Standard Svpbmt Extension For C908;</title>
<updated>2026-02-26T01:42:50Z</updated>
<author>
<name>shuta.lst</name>
<email>shuta.lst@alibaba-inc.com</email>
</author>
<published>2026-02-25T08:29:08Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=0dfc5f326209ea5fabea5a5a66368c19ab975ee5'/>
<id>urn:sha1:0dfc5f326209ea5fabea5a5a66368c19ab975ee5</id>
<content type='text'>
</content>
</entry>
<entry>
<title>chore: fix typo in components and libcpu</title>
<updated>2026-02-13T13:54:59Z</updated>
<author>
<name>theqengineer</name>
<email>zyrhqu@gmail.com</email>
</author>
<published>2026-02-13T07:04:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=85b656b14dcfe8a3ab27c819e168dde082ab39ef'/>
<id>urn:sha1:85b656b14dcfe8a3ab27c819e168dde082ab39ef</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Reorganize Group names in build system for clarity and IDE integration #10923</title>
<updated>2025-11-16T03:40:53Z</updated>
<author>
<name>Copilot</name>
<email>198982749+Copilot@users.noreply.github.com</email>
</author>
<published>2025-11-16T03:40:53Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=30e1e5e9dcdaff17258edf70b9f9783e08356288'/>
<id>urn:sha1:30e1e5e9dcdaff17258edf70b9f9783e08356288</id>
<content type='text'>
</content>
</entry>
<entry>
<title>给vector模块添加构建脚本</title>
<updated>2024-11-27T10:04:59Z</updated>
<author>
<name>heyuanjie87</name>
<email>943313837@qq.com</email>
</author>
<published>2024-11-22T03:58:18Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=d3820ed77e26759c3a3d29dad65bbcca371374c6'/>
<id>urn:sha1:d3820ed77e26759c3a3d29dad65bbcca371374c6</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[kernel] Specification interrupt nested level variable declaration type (#9568)</title>
<updated>2024-10-23T21:08:29Z</updated>
<author>
<name>Yuqiang Wang</name>
<email>yifang.wangyq@foxmail.com</email>
</author>
<published>2024-10-23T21:08:29Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=b3d59050b049f03d954273e8921f941dd806360a'/>
<id>urn:sha1:b3d59050b049f03d954273e8921f941dd806360a</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu]添加对riscv vector的支持 (#9531)</title>
<updated>2024-10-16T06:10:09Z</updated>
<author>
<name>heyuanjie87</name>
<email>943313837@qq.com</email>
</author>
<published>2024-10-16T06:10:09Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=49b661476393bd9c9fc199362cf4b008c35a9340'/>
<id>urn:sha1:49b661476393bd9c9fc199362cf4b008c35a9340</id>
<content type='text'>
[libcpu]添加对riscv vector的支持</content>
</entry>
<entry>
<title>删除多余空格</title>
<updated>2024-09-23T04:57:53Z</updated>
<author>
<name>heyuanjie87</name>
<email>943313837@qq.com</email>
</author>
<published>2024-09-20T02:43:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=8a53e6d63947a0ee0c60da53d322c75e0f5048cc'/>
<id>urn:sha1:8a53e6d63947a0ee0c60da53d322c75e0f5048cc</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu]rv添加c908 cpu</title>
<updated>2024-09-23T04:57:53Z</updated>
<author>
<name>heyuanjie87</name>
<email>943313837@qq.com</email>
</author>
<published>2024-09-20T02:17:34Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=af5ca55736c8b4fa9538469afcaddd3453ead8b9'/>
<id>urn:sha1:af5ca55736c8b4fa9538469afcaddd3453ead8b9</id>
<content type='text'>
</content>
</entry>
<entry>
<title>feat: remove redundant codes under virt64, c906</title>
<updated>2024-09-13T21:35:00Z</updated>
<author>
<name>Shell</name>
<email>smokewood@qq.com</email>
</author>
<published>2024-09-12T03:14:12Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=57d002b25e26a5df950b087f0ea2dc7b6feeb7e3'/>
<id>urn:sha1:57d002b25e26a5df950b087f0ea2dc7b6feeb7e3</id>
<content type='text'>
Changes:

- create new folder name `common64` and save all common codes of rv64
  inside

Signed-off-by: Shell &lt;smokewood@qq.com&gt;
</content>
</entry>
</feed>
