<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/libcpu/risc-v, branch v5.0.1</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/libcpu/risc-v?h=v5.0.1</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/libcpu/risc-v?h=v5.0.1'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2023-06-07T21:04:12Z</updated>
<entry>
<title>[risc-v][libcpu] 删去无用局部变量 (#7634)</title>
<updated>2023-06-07T21:04:12Z</updated>
<author>
<name>Liu,Yuan</name>
<email>89723088+linshire@users.noreply.github.com</email>
</author>
<published>2023-06-07T21:04:12Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=1d8165851b7fef9a4ec4903154b5b7234fe141b5'/>
<id>urn:sha1:1d8165851b7fef9a4ec4903154b5b7234fe141b5</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[atomic] add stdc atomic detection. (#7536)</title>
<updated>2023-05-20T15:41:29Z</updated>
<author>
<name>Bernard Xiong</name>
<email>bernard.xiong@gmail.com</email>
</author>
<published>2023-05-20T15:41:29Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=4b4c3c85f2ac82f12d5527ef1a6794b2189a9eee'/>
<id>urn:sha1:4b4c3c85f2ac82f12d5527ef1a6794b2189a9eee</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu][component][debug] add debug info for gdb (#7033)</title>
<updated>2023-05-14T15:48:16Z</updated>
<author>
<name>Shell</name>
<email>wangxiaoyao@rt-thread.com</email>
</author>
<published>2023-05-14T15:48:16Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=b7554a70d21582cab97028477941fb692ef248b8'/>
<id>urn:sha1:b7554a70d21582cab97028477941fb692ef248b8</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu/risc-v/c906] add ioremap &amp;&amp; default param (#7345)</title>
<updated>2023-04-24T01:21:15Z</updated>
<author>
<name>flyingcys</name>
<email>flyingcys@163.com</email>
</author>
<published>2023-04-24T01:21:15Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=cbedb6b40bea151faaa307225d8b594bb3573ec2'/>
<id>urn:sha1:cbedb6b40bea151faaa307225d8b594bb3573ec2</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[kernel] 将rt_thread结构体改为显式继承rt_object (#7131)</title>
<updated>2023-04-04T13:06:27Z</updated>
<author>
<name>Shicheng Chu</name>
<email>1468559561@qq.com</email>
</author>
<published>2023-04-04T13:06:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=93f3cb30e48d5de341bda09fa806120e2bc3f3ad'/>
<id>urn:sha1:93f3cb30e48d5de341bda09fa806120e2bc3f3ad</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[utest][atomic]添加返回值测试 (#7124)</title>
<updated>2023-03-30T03:06:21Z</updated>
<author>
<name>Yaochenger</name>
<email>75192526+Yaochenger@users.noreply.github.com</email>
</author>
<published>2023-03-30T03:06:21Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=38eb3fc40f817ea1dce5223a9bac0d2d3b578bd2'/>
<id>urn:sha1:38eb3fc40f817ea1dce5223a9bac0d2d3b578bd2</id>
<content type='text'>
* [utest][atomic]添加返回值测试
</content>
</entry>
<entry>
<title>[rt-smart] testcase &amp; improvements for memory management (#7099)</title>
<updated>2023-03-30T00:25:15Z</updated>
<author>
<name>Shell</name>
<email>wangxiaoyao@rt-thread.com</email>
</author>
<published>2023-03-30T00:25:15Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=eec78d9f5d3f0a944500a1cac5802dfee2befc7b'/>
<id>urn:sha1:eec78d9f5d3f0a944500a1cac5802dfee2befc7b</id>
<content type='text'>
* [utest/mm] add testcase for create/init
format codes of create/init in components/mm

* [libcpu/aarch64] fix user stack check routine

* [kservice] export API for utest

* [utest/mm] testcase for aspace_map
format &amp; modify the files under components/mm related with aspace_map

* [lwp/user_mm] add user_map_varea for mmap feature

* [mm] rename rt_mm_fault_try_fix to rt_aspace_fault_try_fix

* [utest/mm] testcase for synchronization

* [mm] modify unmap api to improve throughput

* [utest/mm] testcases for cache and varea map

* [format] remove extra space

* [utest/mm] fix testcase problem in header

* [lwp] extend map_user_varea with a flag

* [utest/mm] testcase for lwp_map_user_varea

* [libcpu/arm/cortex-a] fix kernel space layout

* [utest/mm] adjust for armv7 arch</content>
</entry>
<entry>
<title>[bsp]fix esp32_c3 compile error (#7107)</title>
<updated>2023-03-29T11:01:26Z</updated>
<author>
<name>flyingcys</name>
<email>flyingcys@163.com</email>
</author>
<published>2023-03-29T11:01:26Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=0cf3bcf49506ee4a8c5444284b0c9dd5afbf2df3'/>
<id>urn:sha1:0cf3bcf49506ee4a8c5444284b0c9dd5afbf2df3</id>
<content type='text'>
* fix rt_hw_interrupt_install return value

* add __rt_rvstack</content>
</entry>
<entry>
<title>[atomic]添加arm与risc-v下的常用原子操作函数 (#7053)</title>
<updated>2023-03-23T12:06:50Z</updated>
<author>
<name>Yaochenger</name>
<email>75192526+Yaochenger@users.noreply.github.com</email>
</author>
<published>2023-03-23T12:06:50Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=de4f23748212dbba7d0250fdac3ae583e74fcbed'/>
<id>urn:sha1:de4f23748212dbba7d0250fdac3ae583e74fcbed</id>
<content type='text'>
* Update Kconfig
* Update trap_gcc.S
* Update bsp/hifive1/drivers/SConscript

Co-authored-by: Man, Jianting (Meco) &lt;920369182@qq.com&gt;
* Update SConscript
* [atomic]提交一份arm与risc-v架构下的常用原子操作函数
* 修改变量类型
* 更新rtatomic.h与atomic_port.c
* 更新rt-thread\libcpu\arm\common\atomic_port.c
* 更新include/rtatomic.h与libcpu/arm/common/SConscript
* 更新include/rtatomic.h
* 修正格式与Kconfig
* 修正格式与文件结构

* 规范文件格式与文件重命名
* 添加测试用例与CI
* 添加函数声明
* 修改virt64/SConscript 添加atomic_riscv.c
  * 1.规范代码风格
  * 2.添加RISC-V64原子指令支持 解决在RV64下编译器将32-bit运算结果扩展为64-bit 导致判断错误
* 添加C11标准库原子操作测试

---------

Co-authored-by: Man, Jianting (Meco) &lt;920369182@qq.com&gt;</content>
</entry>
<entry>
<title>[bsp] add bl808 lp core (#7069)</title>
<updated>2023-03-19T15:16:12Z</updated>
<author>
<name>flyingcys</name>
<email>flyingcys@163.com</email>
</author>
<published>2023-03-19T15:16:12Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=a538b268588ae668ff897c3719b6a7eef9ac8c0a'/>
<id>urn:sha1:a538b268588ae668ff897c3719b6a7eef9ac8c0a</id>
<content type='text'>
* Add riscv_32e support

* add bl808 lp core

* update README.md</content>
</entry>
</feed>
