<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rt-thread.git/libcpu, branch v5.2.0</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/rt-thread.git/atom/libcpu?h=v5.2.0</id>
<link rel='self' href='http://cgit.235523.xyz/rt-thread.git/atom/libcpu?h=v5.2.0'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/'/>
<updated>2025-03-17T10:25:44Z</updated>
<entry>
<title>[fix]Fix cm33 compilation problem when block is turned on</title>
<updated>2025-03-17T10:25:44Z</updated>
<author>
<name>Rbb666</name>
<email>zhangbingru@rt-thread.com</email>
</author>
<published>2025-03-17T09:39:40Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=355a0710a62036fd746c5f550e90e2e63ca5237c'/>
<id>urn:sha1:355a0710a62036fd746c5f550e90e2e63ca5237c</id>
<content type='text'>
</content>
</entry>
<entry>
<title>解决rt_interrupt_from_thread和rt_interrupt_to_thread指针赋值错误</title>
<updated>2025-03-17T08:46:39Z</updated>
<author>
<name>latercomer</name>
<email>latercomer@qq.com</email>
</author>
<published>2025-03-16T15:11:17Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=302e60d929d1ebfc84d522b54949f21bb6ff9bd4'/>
<id>urn:sha1:302e60d929d1ebfc84d522b54949f21bb6ff9bd4</id>
<content type='text'>
Signed-off-by: latercomer &lt;latercomer@qq.com&gt;
</content>
</entry>
<entry>
<title>修复rt_hw_context_switch_to和rt_hw_context_switch的形参</title>
<updated>2025-03-17T08:46:38Z</updated>
<author>
<name>latercomer</name>
<email>latercomer@qq.com</email>
</author>
<published>2025-03-16T13:05:29Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=ca2d025215f34928827e541a48df7d762c28d20b'/>
<id>urn:sha1:ca2d025215f34928827e541a48df7d762c28d20b</id>
<content type='text'>
Signed-off-by: latercomer &lt;latercomer@qq.com&gt;
</content>
</entry>
<entry>
<title>解决rt_hw_context_switch_interrupt形参定义不一致</title>
<updated>2025-03-17T08:46:37Z</updated>
<author>
<name>latercomer</name>
<email>latercomer@qq.com</email>
</author>
<published>2025-03-16T08:26:21Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=aaf61e5ece6ca94e08617f646154c3372f0dc087'/>
<id>urn:sha1:aaf61e5ece6ca94e08617f646154c3372f0dc087</id>
<content type='text'>
Signed-off-by: latercomer &lt;latercomer@qq.com&gt;
</content>
</entry>
<entry>
<title>删除libcpu/sim/simulator中msvc编译器多余代码，为后续支持mingw64做准备</title>
<updated>2025-03-17T08:46:36Z</updated>
<author>
<name>latercomer</name>
<email>latercomer@qq.com</email>
</author>
<published>2025-03-16T01:20:31Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=7b29d7c9a2c2a906a726c71191154394496e292a'/>
<id>urn:sha1:7b29d7c9a2c2a906a726c71191154394496e292a</id>
<content type='text'>
Signed-off-by: latercomer &lt;latercomer@qq.com&gt;
</content>
</entry>
<entry>
<title>[libcpu][riscv] add a doc for wch saving the irq stack as  stack-512 (#10063)</title>
<updated>2025-03-10T14:48:27Z</updated>
<author>
<name>Kai</name>
<email>60053077+kaidegit@users.noreply.github.com</email>
</author>
<published>2025-03-03T15:13:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=35b886726cc13039029608e3c1aee6a6f8c094d3'/>
<id>urn:sha1:35b886726cc13039029608e3c1aee6a6f8c094d3</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[libcpu][risc-v]add comments for rv64 sv39 mmu APIs. (#10053)</title>
<updated>2025-03-10T14:47:50Z</updated>
<author>
<name>Guorui Li</name>
<email>liguorui1213@163.com</email>
</author>
<published>2025-03-01T16:03:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=facc1fd85aa9e039a695014021dc537691bea2e7'/>
<id>urn:sha1:facc1fd85aa9e039a695014021dc537691bea2e7</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[bugfix][risc-v]fix the PPN length error in GET_PPN(pte). (#10020)</title>
<updated>2025-03-10T14:47:03Z</updated>
<author>
<name>Guorui Li</name>
<email>liguorui1213@163.com</email>
</author>
<published>2025-02-28T00:23:46Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=a3ded3bc4ca56d0e292870197bb3c2fab9b90682'/>
<id>urn:sha1:a3ded3bc4ca56d0e292870197bb3c2fab9b90682</id>
<content type='text'>
</content>
</entry>
<entry>
<title>feat: mm: added affinity pages allocator</title>
<updated>2025-03-10T14:45:27Z</updated>
<author>
<name>Shell</name>
<email>smokewood@qq.com</email>
</author>
<published>2024-11-28T09:53:33Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=c188ef2b4dccd1c16e5dfd31af33ef695c73dcd4'/>
<id>urn:sha1:c188ef2b4dccd1c16e5dfd31af33ef695c73dcd4</id>
<content type='text'>
This patch introduces a tagged pages allocator to address the existing problems
of page aliasing on specific platforms and the requirement of page coloring.
It implements an affinity-id aware page manager by separating the runtime page
list into two types: a normal single linked-list and a multi-dimensional affinity-list.

Changes:
- Introduced tagged pages allocator and managing algorithm for affinity pages list
- Modified components to support affinity-id list management
- Updated page allocation and freeing functions to handle tagged pages
- Added configuration options for page affinity block size and debugging
- Modified mmap and elf loading to respect affinity settings
- Enhanced page list management to support multi-dimensional affinity-list

Signed-off-by: Shell &lt;smokewood@qq.com&gt;
</content>
</entry>
<entry>
<title>libcpu: riscv: fixed ARCH_RISCV_VECTOR issue</title>
<updated>2025-03-10T14:44:46Z</updated>
<author>
<name>kenneth.liu</name>
<email>kenneth.liu@sophgo.com</email>
</author>
<published>2025-01-24T03:35:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/rt-thread.git/commit/?id=fa75f38e1c131be2f86413375c9cd1ba2baef5ef'/>
<id>urn:sha1:fa75f38e1c131be2f86413375c9cd1ba2baef5ef</id>
<content type='text'>
description: Using the vector instruction set to trigger
an illegal instruction exception when ARCH_SISCV_VECTOR=y.

analysis: When initializing the thread stack,
the rt_cw_stack_init function did not enable VS for SSTATUS.

Solution: When ARCH_SISCV_VECTOR=y,
increment the initial value of sstatus by 0x600(SSTATUS_VS).

Signed-off-by: Liu Gui &lt;kenneth.liu@sophgo.com&gt;
</content>
</entry>
</feed>
