summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRaman Gopalan <[email protected]>2023-12-01 18:01:38 +0530
committerMeco Man <[email protected]>2023-12-02 00:31:51 +0800
commitd1a1a42ef56ea01793cd231904993c51a80ec05b (patch)
treefeb59869bc67b9e9b2fb9eeb46a5d1469c01f436
parent316bb12f7ed112da01882a080a6810e5f121f9ed (diff)
AVR32: drv_gpio: Use Microchip's updated drivers for abstraction
-rw-r--r--bsp/avr32/drivers/drv_gpio.c18
1 files changed, 9 insertions, 9 deletions
diff --git a/bsp/avr32/drivers/drv_gpio.c b/bsp/avr32/drivers/drv_gpio.c
index dd3b11fc5a..4f84a48bf4 100644
--- a/bsp/avr32/drivers/drv_gpio.c
+++ b/bsp/avr32/drivers/drv_gpio.c
@@ -7,6 +7,7 @@
* Date Author Notes
* 2023-10-25 Raman Gopalan Initial version
* 2023-11-06 Raman Gopalan Abstraction for GPIO driver boilerplate
+ * 2023-12-01 Raman Gopalan Use Microchip's updated drivers for abstraction
*/
#include <rtthread.h>
@@ -20,30 +21,29 @@
static void at32uc3_pin_mode(struct rt_device *dev, rt_base_t pin, rt_uint8_t mode)
{
RT_ASSERT((AVR32_BSP_GPIO_PMIN <= pin) && (pin <= AVR32_BSP_GPIO_PMAX));
- /* Pointer to the register set for this GPIO port */
- volatile avr32_gpio_port_t *gpio_regs = &AVR32_GPIO.port[pin >> 5];
+ uint32_t gpio_flag = GPIO_DIR_INPUT;
+ gpio_enable_gpio_pin(pin);
/* Decide based on required mode */
switch (mode)
{
case PIN_MODE_OUTPUT:
- gpio_regs->oders = 1 << (pin & 0x1F); /* Enable output driver */
- gpio_regs->gpers = 1 << (pin & 0x1F); /* Make GPIO control this pin */
+ gpio_flag = GPIO_DIR_OUTPUT;
break;
case PIN_MODE_INPUT:
- gpio_regs->oderc = 1 << (pin & 0x1F);
- gpio_regs->gpers = 1 << (pin & 0x1F);
+ gpio_flag = GPIO_DIR_INPUT;
break;
case PIN_MODE_INPUT_PULLUP:
- gpio_regs->puers = 1 << (pin & 0x1F);
+ gpio_flag = GPIO_PULL_UP;
break;
case PIN_MODE_INPUT_PULLDOWN:
- LOG_W("Pull-down enable register not defined for this SOC.");
+ gpio_flag = GPIO_PULL_DOWN;
break;
case PIN_MODE_OUTPUT_OD:
- LOG_W("The open-drain mode is not synthesized on the current AVR32 products.");
+ gpio_flag = GPIO_OPEN_DRAIN;
break;
}
+ gpio_configure_pin(pin, gpio_flag);
}
static void at32uc3_pin_write(struct rt_device *dev, rt_base_t pin, rt_uint8_t value)