summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorGrissiom <[email protected]>2013-06-12 23:48:29 +0800
committerGrissiom <[email protected]>2013-06-12 23:48:29 +0800
commit2df7fc310f29927d0184947c07deab0030bc880e (patch)
tree85de19b54eff1e2d0d7346c8f8cbfa162a1accc5
parent9b949c28b7267ab46cb43abb427309770e64bf84 (diff)
RM48 does not have cache implemented
-rw-r--r--bsp/rm48x50/application/startup.c5
1 files changed, 5 insertions, 0 deletions
diff --git a/bsp/rm48x50/application/startup.c b/bsp/rm48x50/application/startup.c
index 72d4ed795b..4b68910259 100644
--- a/bsp/rm48x50/application/startup.c
+++ b/bsp/rm48x50/application/startup.c
@@ -48,6 +48,11 @@ extern unsigned char * const system_data_end;
*/
void rtthread_startup(void)
{
+ /*// RM48 does not have cache implemented
+ *rt_hw_cpu_icache_enable();
+ *rt_hw_cpu_dcache_enable();
+ */
+
/* init hardware interrupt */
rt_hw_interrupt_init();