summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorloogg <[email protected]>2019-03-03 13:59:54 +0800
committerGitHub <[email protected]>2019-03-03 13:59:54 +0800
commit5260e647cb0b0c4a2b2e8c99021dc11ea2f102e4 (patch)
treed9809669377be6a81204425fb1a2ef31634be45b
parent8eb7e02d7b12df0b9493b2bff78bf60b711af046 (diff)
parentf44b8b7bdf04d4ec16954db78d09646eda827fac (diff)
Merge pull request #1 from RT-Thread/master
同步更新
-rw-r--r--bsp/stm32/libraries/HAL_Drivers/drv_flash/drv_flash_f7.c154
-rw-r--r--bsp/stm32/stm32f746-st-disco/.config1
-rw-r--r--bsp/stm32/stm32f746-st-disco/README.md2
-rw-r--r--bsp/stm32/stm32f746-st-disco/board/Kconfig3
-rw-r--r--bsp/stm32/stm32f746-st-disco/board/ports/fal_cfg.h48
-rw-r--r--include/libc/libc_errno.h2
6 files changed, 204 insertions, 6 deletions
diff --git a/bsp/stm32/libraries/HAL_Drivers/drv_flash/drv_flash_f7.c b/bsp/stm32/libraries/HAL_Drivers/drv_flash/drv_flash_f7.c
index d92e11b583..58f3d2029b 100644
--- a/bsp/stm32/libraries/HAL_Drivers/drv_flash/drv_flash_f7.c
+++ b/bsp/stm32/libraries/HAL_Drivers/drv_flash/drv_flash_f7.c
@@ -6,6 +6,7 @@
* Change Logs:
* Date Author Notes
* 2018-12-5 SummerGift first version
+ * 2019-3-2 jinsheng add Macro judgment
*/
#include "board.h"
@@ -21,7 +22,32 @@
//#define DRV_DEBUG
#define LOG_TAG "drv.flash"
#include <drv_log.h>
-
+#if defined (FLASH_OPTCR_nDBANK)
+#define ADDR_FLASH_SECTOR_0 ((rt_uint32_t)0x08000000) /* Base address of Sector 0, 16 Kbytes */
+#define ADDR_FLASH_SECTOR_1 ((rt_uint32_t)0x08004000) /* Base address of Sector 1, 16 Kbytes */
+#define ADDR_FLASH_SECTOR_2 ((rt_uint32_t)0x08008000) /* Base address of Sector 2, 16 Kbytes */
+#define ADDR_FLASH_SECTOR_3 ((rt_uint32_t)0x0800C000) /* Base address of Sector 3, 16 Kbytes */
+#define ADDR_FLASH_SECTOR_4 ((rt_uint32_t)0x08010000) /* Base address of Sector 4, 64 Kbytes */
+#define ADDR_FLASH_SECTOR_5 ((rt_uint32_t)0x08020000) /* Base address of Sector 5, 128 Kbytes */
+#define ADDR_FLASH_SECTOR_6 ((rt_uint32_t)0x08040000) /* Base address of Sector 6, 128 Kbytes */
+#define ADDR_FLASH_SECTOR_7 ((rt_uint32_t)0x08060000) /* Base address of Sector 7, 128 Kbytes */
+#define ADDR_FLASH_SECTOR_8 ((rt_uint32_t)0x08080000) /* Base address of Sector 8, 128 Kbytes */
+#define ADDR_FLASH_SECTOR_9 ((rt_uint32_t)0x080A0000) /* Base address of Sector 9, 128 Kbytes */
+#define ADDR_FLASH_SECTOR_10 ((rt_uint32_t)0x080C0000) /* Base address of Sector 10, 128 Kbytes */
+#define ADDR_FLASH_SECTOR_11 ((rt_uint32_t)0x080E0000) /* Base address of Sector 11, 128 Kbytes */
+#define ADDR_FLASH_SECTOR_12 ((rt_uint32_t)0x08100000) /* Base address of Sector 12, 16 Kbytes */
+#define ADDR_FLASH_SECTOR_13 ((rt_uint32_t)0x08104000) /* Base address of Sector 13, 16 Kbytes */
+#define ADDR_FLASH_SECTOR_14 ((rt_uint32_t)0x08108000) /* Base address of Sector 14, 16 Kbytes */
+#define ADDR_FLASH_SECTOR_15 ((rt_uint32_t)0x0810C000) /* Base address of Sector 15, 16 Kbytes */
+#define ADDR_FLASH_SECTOR_16 ((rt_uint32_t)0x08110000) /* Base address of Sector 16, 64 Kbytes */
+#define ADDR_FLASH_SECTOR_17 ((rt_uint32_t)0x08120000) /* Base address of Sector 17, 128 Kbytes */
+#define ADDR_FLASH_SECTOR_18 ((rt_uint32_t)0x08140000) /* Base address of Sector 18, 128 Kbytes */
+#define ADDR_FLASH_SECTOR_19 ((rt_uint32_t)0x08160000) /* Base address of Sector 19, 128 Kbytes */
+#define ADDR_FLASH_SECTOR_20 ((rt_uint32_t)0x08180000) /* Base address of Sector 20, 128 Kbytes */
+#define ADDR_FLASH_SECTOR_21 ((rt_uint32_t)0x081A0000) /* Base address of Sector 21, 128 Kbytes */
+#define ADDR_FLASH_SECTOR_22 ((rt_uint32_t)0x081C0000) /* Base address of Sector 22, 128 Kbytes */
+#define ADDR_FLASH_SECTOR_23 ((rt_uint32_t)0x081E0000) /* Base address of Sector 23, 128 Kbytes */
+#else
#define ADDR_FLASH_SECTOR_0 ((rt_uint32_t)0x08000000) /* Base address of Sector 0, 32 Kbytes */
#define ADDR_FLASH_SECTOR_1 ((rt_uint32_t)0x08008000) /* Base address of Sector 1, 32 Kbytes */
#define ADDR_FLASH_SECTOR_2 ((rt_uint32_t)0x08010000) /* Base address of Sector 2, 32 Kbytes */
@@ -34,7 +60,7 @@
#define ADDR_FLASH_SECTOR_9 ((rt_uint32_t)0x08140000) /* Base address of Sector 9, 256 Kbytes */
#define ADDR_FLASH_SECTOR_10 ((rt_uint32_t)0x08180000) /* Base address of Sector 10, 256 Kbytes */
#define ADDR_FLASH_SECTOR_11 ((rt_uint32_t)0x081C0000) /* Base address of Sector 11, 256 Kbytes */
-
+#endif
/**
* @brief Gets the sector of a given address
* @param None
@@ -43,7 +69,7 @@
static rt_uint32_t GetSector(rt_uint32_t Address)
{
rt_uint32_t sector = 0;
-
+#if defined (FLASH_OPTCR_nDBANK)
if ((Address < ADDR_FLASH_SECTOR_1) && (Address >= ADDR_FLASH_SECTOR_0))
{
sector = FLASH_SECTOR_0;
@@ -52,6 +78,7 @@ static rt_uint32_t GetSector(rt_uint32_t Address)
{
sector = FLASH_SECTOR_1;
}
+#if (FLASH_SECTOR_TOTAL >= 4)
else if ((Address < ADDR_FLASH_SECTOR_3) && (Address >= ADDR_FLASH_SECTOR_2))
{
sector = FLASH_SECTOR_2;
@@ -60,6 +87,7 @@ static rt_uint32_t GetSector(rt_uint32_t Address)
{
sector = FLASH_SECTOR_3;
}
+#elif (FLASH_SECTOR_TOTAL >= 8)
else if ((Address < ADDR_FLASH_SECTOR_5) && (Address >= ADDR_FLASH_SECTOR_4))
{
sector = FLASH_SECTOR_4;
@@ -76,6 +104,7 @@ static rt_uint32_t GetSector(rt_uint32_t Address)
{
sector = FLASH_SECTOR_7;
}
+#elif (FLASH_SECTOR_TOTAL >= 24)
else if ((Address < ADDR_FLASH_SECTOR_9) && (Address >= ADDR_FLASH_SECTOR_8))
{
sector = FLASH_SECTOR_8;
@@ -88,10 +117,127 @@ static rt_uint32_t GetSector(rt_uint32_t Address)
{
sector = FLASH_SECTOR_10;
}
- else /* (Address < FLASH_END_ADDR) && (Address >= ADDR_FLASH_SECTOR_11) */
+ else if ((Address < ADDR_FLASH_SECTOR_12) && (Address >= ADDR_FLASH_SECTOR_11))
{
sector = FLASH_SECTOR_11;
}
+ else if ((Address < ADDR_FLASH_SECTOR_13) && (Address >= ADDR_FLASH_SECTOR_12))
+ {
+ sector = FLASH_SECTOR_12;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_14) && (Address >= ADDR_FLASH_SECTOR_13))
+ {
+ sector = FLASH_SECTOR_13;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_15) && (Address >= ADDR_FLASH_SECTOR_14))
+ {
+ sector = FLASH_SECTOR_14;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_16) && (Address >= ADDR_FLASH_SECTOR_15))
+ {
+ sector = FLASH_SECTOR_15;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_17) && (Address >= ADDR_FLASH_SECTOR_16))
+ {
+ sector = FLASH_SECTOR_16;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_18) && (Address >= ADDR_FLASH_SECTOR_17))
+ {
+ sector = FLASH_SECTOR_17;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_19) && (Address >= ADDR_FLASH_SECTOR_18))
+ {
+ sector = FLASH_SECTOR_18;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_20) && (Address >= ADDR_FLASH_SECTOR_19))
+ {
+ sector = FLASH_SECTOR_19;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_21) && (Address >= ADDR_FLASH_SECTOR_20))
+ {
+ sector = FLASH_SECTOR_20;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_22) && (Address >= ADDR_FLASH_SECTOR_21))
+ {
+ sector = FLASH_SECTOR_21;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_23) && (Address >= ADDR_FLASH_SECTOR_22))
+ {
+ sector = FLASH_SECTOR_22;
+ }
+#else
+ else
+ {
+#if (FLASH_SECTOR_TOTAL == 4)
+ sector = FLASH_SECTOR_4;
+#elif (FLASH_SECTOR_TOTAL == 8)
+ sector = FLASH_SECTOR_8;
+#elif (FLASH_SECTOR_TOTAL == 24)
+ sector = FLASH_SECTOR_23;
+#endif
+ }
+#endif
+#else
+ if ((Address < ADDR_FLASH_SECTOR_1) && (Address >= ADDR_FLASH_SECTOR_0))
+ {
+ sector = FLASH_SECTOR_0;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_2) && (Address >= ADDR_FLASH_SECTOR_1))
+ {
+ sector = FLASH_SECTOR_1;
+ }
+#if (FLASH_SECTOR_TOTAL >= 4)
+ else if ((Address < ADDR_FLASH_SECTOR_3) && (Address >= ADDR_FLASH_SECTOR_2))
+ {
+ sector = FLASH_SECTOR_2;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_4) && (Address >= ADDR_FLASH_SECTOR_3))
+ {
+ sector = FLASH_SECTOR_3;
+ }
+#elif (FLASH_SECTOR_TOTAL >= 8)
+ else if ((Address < ADDR_FLASH_SECTOR_5) && (Address >= ADDR_FLASH_SECTOR_4))
+ {
+ sector = FLASH_SECTOR_4;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_6) && (Address >= ADDR_FLASH_SECTOR_5))
+ {
+ sector = FLASH_SECTOR_5;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_7) && (Address >= ADDR_FLASH_SECTOR_6))
+ {
+ sector = FLASH_SECTOR_6;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_8) && (Address >= ADDR_FLASH_SECTOR_7))
+ {
+ sector = FLASH_SECTOR_7;
+ }
+#elif (FLASH_SECTOR_TOTAL >= 24)
+ else if ((Address < ADDR_FLASH_SECTOR_9) && (Address >= ADDR_FLASH_SECTOR_8))
+ {
+ sector = FLASH_SECTOR_8;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_10) && (Address >= ADDR_FLASH_SECTOR_9))
+ {
+ sector = FLASH_SECTOR_9;
+ }
+ else if ((Address < ADDR_FLASH_SECTOR_11) && (Address >= ADDR_FLASH_SECTOR_10))
+ {
+ sector = FLASH_SECTOR_10;
+ }
+#else
+ else
+ {
+#if (FLASH_SECTOR_TOTAL == 4)
+ sector = FLASH_SECTOR_4;
+#elif (FLASH_SECTOR_TOTAL == 8)
+ sector = FLASH_SECTOR_8;
+#elif (FLASH_SECTOR_TOTAL == 24)
+ sector = FLASH_SECTOR_11;
+#endif
+ }
+#endif
+#endif
return sector;
}
diff --git a/bsp/stm32/stm32f746-st-disco/.config b/bsp/stm32/stm32f746-st-disco/.config
index 2254341da1..1f7a54ed9f 100644
--- a/bsp/stm32/stm32f746-st-disco/.config
+++ b/bsp/stm32/stm32f746-st-disco/.config
@@ -320,6 +320,7 @@ CONFIG_BSP_USING_GPIO=y
CONFIG_BSP_USING_UART=y
CONFIG_BSP_USING_UART1=y
# CONFIG_BSP_UART1_RX_USING_DMA is not set
+# CONFIG_BSP_USING_ON_CHIP_FLASH is not set
# CONFIG_BSP_USING_QSPI is not set
# CONFIG_BSP_USING_SDIO is not set
diff --git a/bsp/stm32/stm32f746-st-disco/README.md b/bsp/stm32/stm32f746-st-disco/README.md
index c5a7f557b8..7e0d26fd94 100644
--- a/bsp/stm32/stm32f746-st-disco/README.md
+++ b/bsp/stm32/stm32f746-st-disco/README.md
@@ -53,7 +53,7 @@ STM32F746-disco 是 ST 推出的一款基于 ARM Cortex-M7 内核的开发板,
| SPI | 暂不支持 | 即将支持 |
| QSPI | 支持 | QSPI1 |
| I2C | 暂不支持 | 即将支持 |
-| FLASH | 暂不支持 | 即将支持 |
+| FLASH | 支持 | |
| WDT | 暂不支持 | 即将支持 |
| SDIO | 支持 | 支持 |
| USB Device | 暂不支持 | 即将支持 |
diff --git a/bsp/stm32/stm32f746-st-disco/board/Kconfig b/bsp/stm32/stm32f746-st-disco/board/Kconfig
index 3c5f272948..a24568b1cb 100644
--- a/bsp/stm32/stm32f746-st-disco/board/Kconfig
+++ b/bsp/stm32/stm32f746-st-disco/board/Kconfig
@@ -61,6 +61,9 @@ menu "On-chip Peripheral Drivers"
depends on BSP_USING_UART1 && RT_SERIAL_USING_DMA
default n
endif
+ config BSP_USING_ON_CHIP_FLASH
+ bool "Enable on-chip FLASH"
+ default n
config BSP_USING_QSPI
bool "Enable QSPI BUS"
select RT_USING_QSPI
diff --git a/bsp/stm32/stm32f746-st-disco/board/ports/fal_cfg.h b/bsp/stm32/stm32f746-st-disco/board/ports/fal_cfg.h
new file mode 100644
index 0000000000..c886dab45d
--- /dev/null
+++ b/bsp/stm32/stm32f746-st-disco/board/ports/fal_cfg.h
@@ -0,0 +1,48 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date Author Notes
+ * 2019-03-02 jinsheng first version
+ */
+
+#ifndef _FAL_CFG_H_
+#define _FAL_CFG_H_
+
+#include <rtthread.h>
+#include <board.h>
+
+#define FLASH_SIZE_GRANULARITY_32K (4 * 32 * 1024)
+#define FLASH_SIZE_GRANULARITY_128K (128 * 1024)
+#define FLASH_SIZE_GRANULARITY_256K (3 * 256 * 1024)
+
+#define STM32_FLASH_START_ADRESS_32K STM32_FLASH_START_ADRESS
+#define STM32_FLASH_START_ADRESS_128K (STM32_FLASH_START_ADRESS_32K + FLASH_SIZE_GRANULARITY_32K)
+#define STM32_FLASH_START_ADRESS_256K (STM32_FLASH_START_ADRESS_128K + FLASH_SIZE_GRANULARITY_128K)
+
+extern const struct fal_flash_dev stm32_onchip_flash_32k;
+extern const struct fal_flash_dev stm32_onchip_flash_128k;
+extern const struct fal_flash_dev stm32_onchip_flash_256k;
+
+/* flash device table */
+#define FAL_FLASH_DEV_TABLE \
+{ \
+ &stm32_onchip_flash_32k, \
+ &stm32_onchip_flash_128k, \
+ &stm32_onchip_flash_256k, \
+}
+/* ====================== Partition Configuration ========================== */
+#ifdef FAL_PART_HAS_TABLE_CFG
+
+/* partition table */
+#define FAL_PART_TABLE \
+{ \
+ {FAL_PART_MAGIC_WROD, "bootloader", "onchip_flash_32k", 0 , FLASH_SIZE_GRANULARITY_32K , 0}, \
+ {FAL_PART_MAGIC_WROD, "param", "onchip_flash_128k", 0 , FLASH_SIZE_GRANULARITY_128K, 0}, \
+ {FAL_PART_MAGIC_WROD, "app", "onchip_flash_256k", 0 , FLASH_SIZE_GRANULARITY_256K, 0}, \
+}
+
+#endif /* FAL_PART_HAS_TABLE_CFG */
+#endif /* _FAL_CFG_H_ */
diff --git a/include/libc/libc_errno.h b/include/libc/libc_errno.h
index e1486048c7..bb9a4dea2a 100644
--- a/include/libc/libc_errno.h
+++ b/include/libc/libc_errno.h
@@ -161,7 +161,7 @@ defined in armcc/errno.h
#define EPROTONOSUPPORT (ERROR_BASE_NO + 93)
#define ESOCKTNOSUPPORT (ERROR_BASE_NO + 94)
#define EOPNOTSUPP (ERROR_BASE_NO + 95)
-#define ENOTSUP EOPNOTSUPP )
+#define ENOTSUP EOPNOTSUPP
#define EPFNOSUPPORT (ERROR_BASE_NO + 96)
#define EAFNOSUPPORT (ERROR_BASE_NO + 97)
#define EADDRINUSE (ERROR_BASE_NO + 98)