summaryrefslogtreecommitdiff
path: root/libcpu/sim
diff options
context:
space:
mode:
authorYunjie Gu <[email protected]>2022-10-20 04:41:13 +0100
committerGitHub <[email protected]>2022-10-19 23:41:13 -0400
commit8fa9fde43a2e9cb978b52c0eb536fe2bafcc6e73 (patch)
tree467394dde2b65c1ab6274059a1c475e72eefdb1d /libcpu/sim
parent65baa8b697ab77e24c9d3f510e601893526e33e2 (diff)
[bsp][c28x] add support to not disable global interrupt in context-switch to enable zero-latency isr for critical interrupts.
Diffstat (limited to 'libcpu/sim')
0 files changed, 0 insertions, 0 deletions