summaryrefslogtreecommitdiff
path: root/libcpu
diff options
context:
space:
mode:
authorxuzhuoyi <[email protected]>2018-09-02 18:44:28 +0800
committerxuzhuoyi <[email protected]>2018-09-02 18:44:28 +0800
commitd85981a715669d0f58119133b5983469bc88db73 (patch)
tree33c9d85455888e94c16017044ff06e942e06aae7 /libcpu
parentf7d19319ab848ba569d9a8611e2c2694eb447f65 (diff)
[BSP][tms320f28379d] Add port for tms320f28379d
Diffstat (limited to 'libcpu')
-rw-r--r--libcpu/c28x/context.s242
-rw-r--r--libcpu/c28x/cpuport.c113
2 files changed, 355 insertions, 0 deletions
diff --git a/libcpu/c28x/context.s b/libcpu/c28x/context.s
new file mode 100644
index 0000000000..f01e5ea246
--- /dev/null
+++ b/libcpu/c28x/context.s
@@ -0,0 +1,242 @@
+
+ .ref _rt_interrupt_to_thread
+ .ref _rt_interrupt_from_thread
+ .ref _rt_thread_switch_interrupt_flag
+
+ .def _RTOSINT_Handler
+ .def _rt_hw_get_st0
+ .def _rt_hw_get_st1
+ .def _rt_hw_context_switch_interrupt
+ .def _rt_hw_context_switch
+ .def _rt_hw_context_switch_to
+ .def _rt_hw_interrupt_thread_switch
+ .def _rt_hw_interrupt_disable
+ .def _rt_hw_interrupt_enable
+
+
+RT_CTX_SAVE .macro
+
+
+ PUSH AR1H:AR0H
+ PUSH XAR2
+ PUSH XAR3
+ PUSH XAR4
+ PUSH XAR5
+ PUSH XAR6
+ PUSH XAR7
+ PUSH XT
+ PUSH RPC
+
+
+ .endm
+
+
+RT_CTX_RESTORE .macro
+
+ POP RPC
+ POP XT
+ POP XAR7
+ POP XAR6
+ POP XAR5
+ POP XAR4
+ POP XAR3
+ POP XAR2
+
+
+ MOVZ AR0 , @SP
+ SUBB XAR0, #6
+ MOVL ACC , *XAR0
+ AND ACC, #0xFFFF << 16
+ MOV AL, IER
+ MOVL *XAR0, ACC
+
+
+ POP AR1H:AR0H
+
+ .endm
+
+
+.text
+ .newblock
+
+;
+; rt_base_t rt_hw_interrupt_disable();
+;
+ .asmfunc
+_rt_hw_interrupt_disable:
+ DINT
+ LRETR
+ .endasmfunc
+
+;
+; void rt_hw_interrupt_enable(rt_base_t level);
+;
+ .asmfunc
+_rt_hw_interrupt_enable:
+ EINT
+ LRETR
+ .endasmfunc
+
+;
+; void rt_hw_context_switch(rt_uint32 from, rt_uint32 to);
+; r0 --> from
+; r1 --> to
+
+
+ .asmfunc
+_rt_hw_context_switch_interrupt:
+_rt_hw_context_switch:
+ ; set rt_thread_switch_interrupt_flag to 1
+ MOVL XAR2, #_rt_thread_switch_interrupt_flag
+ MOVL XAR3, *XAR2
+ MOVL ACC, XAR3
+ CMPB AL, #1
+ B _reswitch, EQ
+ MOVL XAR3, #1
+ MOVL *XAR2, XAR3
+
+ MOVL XAR2, #_rt_interrupt_from_thread ; set rt_interrupt_from_thread
+ MOVL *XAR2, XAR0
+
+_reswitch:
+ MOVL XAR2, #_rt_interrupt_to_thread ; set rt_interrupt_to_thread
+ MOVL *XAR2, XAR1
+
+ TRAP #16
+ LRETR
+ .endasmfunc
+
+ .asmfunc
+_RTOSINT_Handler:
+; disable interrupt to protect context switch
+ DINT
+
+ ; get rt_thread_switch_interrupt_flag
+ MOV AR0, #_rt_thread_switch_interrupt_flag
+ MOV AL, *AR0
+ MOV AR1, AL
+ CMP AR1, #0
+ B rtosint_exit, EQ ; pendsv already handled
+
+ ; clear rt_thread_switch_interrupt_flag to 0
+ MOV AR1, #0x00
+ MOV *AR0, AR1
+
+ MOV AR0, #_rt_interrupt_from_thread
+ MOV AL, *AR0
+ MOV AR1, AL
+ CMP AR1, #0
+ B switch_to_thread, EQ ; skip register save at the first time
+
+ ;MOVZ AR1, @SP ; get from thread stack pointer
+
+;#if defined (__VFP_FP__) && !defined(__SOFTFP__)
+; TST lr, #0x10 ; if(!EXC_RETURN[4])
+; VSTMDBEQ r1!, {d8 - d15} ; push FPU register s16~s31
+;#endif
+
+ RT_CTX_SAVE ; push r4 - r11 register
+
+;#if defined (__VFP_FP__) && !defined(__SOFTFP__)
+; MOV r4, #0x00 ; flag = 0
+
+; TST lr, #0x10 ; if(!EXC_RETURN[4])
+; MOVEQ r4, #0x01 ; flag = 1
+
+; STMFD r1!, {r4} ; push flag
+;#endif
+
+ MOV AL, *AR0
+ MOV AR1, AL
+ MOVZ AR1, @SP ; get from thread stack pointer
+ MOV *AR0, AR1 ; update from thread stack pointer
+
+switch_to_thread:
+ MOV AR1, #_rt_interrupt_to_thread
+ MOV AL, *AR1
+ MOV AR1, AL
+ MOV AL, *AR1
+ MOV AR1, AL ; load thread stack pointer
+
+;#if defined (__VFP_FP__) && !defined(__SOFTFP__)
+; LDMFD r1!, {r3} ; pop flag
+;#endif
+
+ RT_CTX_RESTORE ; pop r4 - r11 register
+
+
+;#if defined (__VFP_FP__) && !defined(__SOFTFP__)
+; CMP r3, #0 ; if(flag_r3 != 0)
+; VLDMIANE r1!, {d8 - d15} ; pop FPU register s16~s31
+;#endif
+
+ MOV @SP, AR1 ; update stack pointer
+
+;#if defined (__VFP_FP__) && !defined(__SOFTFP__)
+; ORR lr, lr, #0x10 ; lr |= (1 << 4), clean FPCA.
+; CMP r3, #0 ; if(flag_r3 != 0)
+; BICNE lr, lr, #0x10 ; lr &= ~(1 << 4), set FPCA.
+;#endif
+
+rtosint_exit:
+ ; restore interrupt
+ EINT
+
+ IRET
+ .endasmfunc
+
+ .asmfunc
+_rt_hw_get_st0:
+ PUSH ST0
+ POP AL
+ LRETR
+ .endasmfunc
+
+ .asmfunc
+_rt_hw_get_st1:
+ PUSH ST1
+ POP AL
+ LRETR
+ .endasmfunc
+
+;
+; * void rt_hw_context_switch_to(rt_uint32 to);
+; * r0 --> to
+
+ .asmfunc
+_rt_hw_context_switch_to:
+ MOV AR1, #_rt_interrupt_to_thread
+ MOV AL, *AR1
+ MOV AR0, AL
+
+;#if defined (__VFP_FP__) && !defined(__SOFTFP__)
+ ; CLEAR CONTROL.FPCA
+; MRS r2, CONTROL ; read
+; BIC r2, #0x04 ; modify
+; MSR CONTROL, r2 ; write-back
+;#endif
+
+ ; set from thread to 0
+ MOV AR1, #_rt_interrupt_from_thread
+ MOV AR0, #0x0
+ MOV *AR1, AR0
+
+ ; set interrupt flag to 1
+ MOV AR1, #_rt_thread_switch_interrupt_flag
+ MOV AR0, #1
+ MOV *AR1, AR0
+
+ TRAP #16
+
+
+ ; never reach here!
+ .endasmfunc
+
+; compatible with old version
+ .asmfunc
+_rt_hw_interrupt_thread_switch:
+ LRETR
+ NOP
+ .endasmfunc
+
+.end
diff --git a/libcpu/c28x/cpuport.c b/libcpu/c28x/cpuport.c
new file mode 100644
index 0000000000..0143656b6e
--- /dev/null
+++ b/libcpu/c28x/cpuport.c
@@ -0,0 +1,113 @@
+/*
+ * File : cpuport.c
+ * This file is part of RT-Thread RTOS
+ * COPYRIGHT (C) 2006 - 2018, RT-Thread Development Team
+ *
+ * The license and distribution terms for this file may be
+ * found in the file LICENSE in this distribution or at
+ * http://www.rt-thread.org/license/LICENSE
+ *
+ * Change Logs:
+ * Date Author Notes
+ * 2018-09-01 xuzhuoyi the first version.
+ */
+
+#include <rtthread.h>
+
+/* exception and interrupt handler table */
+rt_uint32_t rt_interrupt_from_thread;
+rt_uint32_t rt_interrupt_to_thread;
+rt_uint32_t rt_thread_switch_interrupt_flag;
+/* exception hook */
+static rt_err_t (*rt_exception_hook)(void *context) = RT_NULL;
+
+struct exception_stack_frame
+{
+ rt_uint32_t t_st0;
+ rt_uint32_t acc;
+ rt_uint32_t p;
+ rt_uint32_t ar1_ar0;
+ rt_uint32_t dp_st1;
+ rt_uint32_t dbgstat_ier;
+ rt_uint32_t return_address;
+};
+
+struct stack_frame
+{
+
+ /* r4 ~ r11 register */
+ rt_uint16_t ar0h;
+ rt_uint16_t ar1h;
+ rt_uint32_t xar2;
+ rt_uint32_t xar3;
+ rt_uint32_t xar4;
+ rt_uint32_t xar5;
+ rt_uint32_t xar6;
+ rt_uint32_t xar7;
+ rt_uint32_t xt;
+ rt_uint32_t rpc;
+
+
+ struct exception_stack_frame exception_stack_frame;
+};
+
+rt_uint8_t *rt_hw_stack_init(void *tentry,
+ void *parameter,
+ rt_uint8_t *stack_addr,
+ void *texit)
+{
+ struct stack_frame *stack_frame;
+ rt_uint8_t *stk;
+ unsigned long i;
+
+ stk = stack_addr + sizeof(rt_uint32_t);
+ stk = (rt_uint8_t *)RT_ALIGN_DOWN((rt_uint32_t)stk, 8);
+ stk -= sizeof(struct stack_frame);
+
+ stack_frame = (struct stack_frame *)stk;
+
+ /* init all register */
+ for (i = 0; i < sizeof(struct stack_frame) / sizeof(rt_uint32_t); i ++)
+ {
+ ((rt_uint32_t *)stack_frame)[i] = 0xdeadbeef;
+ }
+
+ stack_frame->exception_stack_frame.t_st0 = 0x11110000 | rt_hw_get_st0();
+ stack_frame->exception_stack_frame.acc = 0x33332222;
+ stack_frame->exception_stack_frame.ar1_ar0 = 0x00001111 & (unsigned long)parameter; /* ar0 : argument */
+ stack_frame->exception_stack_frame.p = 0x55554444; /* p */
+ stack_frame->exception_stack_frame.dp_st1 = (0x00000000) | rt_hw_get_st1(); /* dp_st1 */
+ stack_frame->exception_stack_frame.dbgstat_ier = 0; /* dbgstat_ier */
+ stack_frame->exception_stack_frame.return_address = (unsigned long)tentry; /* return_address */
+
+ /* return task's current stack address */
+ return stk;
+}
+
+/**
+ * This function set the hook, which is invoked on fault exception handling.
+ *
+ * @param exception_handle the exception handling hook function.
+ */
+void rt_hw_exception_install(rt_err_t (*exception_handle)(void *context))
+{
+ rt_exception_hook = exception_handle;
+}
+
+
+struct exception_info
+{
+ rt_uint32_t exc_return;
+ struct stack_frame stack_frame;
+};
+
+
+/**
+ * shutdown CPU
+ */
+void rt_hw_cpu_shutdown(void)
+{
+ rt_kprintf("shutdown...\n");
+
+ RT_ASSERT(0);
+}