summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2024-11-26[bsp][nxp][mcxa153] add interrupt process in IRQ Handler functionshywing
2024-11-26[bsp][nxp][mcxa153] add hardware timer driverhywing
2024-11-26[DM/FEATURE] Support ATA AHCI (#9683)GUI
Add ACHI drivers to support some old platform driver such as SATA. Signed-off-by: GuEe-GUI <[email protected]>
2024-11-26[DM/FIXUP] Add ms sleep for link status changeGuEe-GUI
We should wait a while for success or failure after link status change or will communicate fail with the endpoint. Signed-off-by: GuEe-GUI <[email protected]>
2024-11-26[DM/FIXUP] Fixup PCI device ofw private node for MSIGuEe-GUI
Some PCI device devicetree is like: ```dts pcie@fe270000 { device_type = "pci"; msi-map = <0x1000 0x9c 0x1000 0x1000>; pcie@10 { reg = <0x100000 0x00 0x00 0x00 0x00>; #address-cells = <0x03>; #size-cells = <0x02>; pcie@10,0 { reg = <0x00 0x00 0x00 0x00 0x00>; }; }; }; ``` that the pcie@10,0 have a private ofw node, it will find property name `msi-map` or `msi-parent` fail. We should only find the property in host bridge's ofw node. Signed-off-by: GuEe-GUI <[email protected]>
2024-11-25[bsp][nxp][mcxa153] update drv_wdt.c && drv_wdt.h file formathywing
2024-11-25[bsp][nxp][mcxa153] add watch dog driverhywing
2024-11-26[DM/FEATURE] Support reset controller (#9630)GUI
* [DM/FEATURE] Support reset controller Reset controllers are central units that control the reset signals to multiple peripherals. The reset controller API is split into two parts: 1. The consumer driver interface, which allows peripheral drivers to request control over their reset input signals 2. The reset controller driver interface which is used by drivers for reset controller devices to register their reset controls to provide them to the consumers. * [RESET/SIMPLE] Support simple reset Currently this driver supports: - Altera SoCFPGAs - ASPEED BMC SoCs - Bitmain BM1880 SoC - Realtek SoCs - RCC reset controller in STM32 MCUs - Allwinner SoCs - SiFive FU740 SoCs - Sophgo SoCs Signed-off-by: GuEe-GUI <[email protected]>
2024-11-25[klibc] separate klibc KconfigMeco Man
2024-11-25[DM/FEATURE] Support hardware mailbox (#9599)GUI
* [DM/FEATURE] Support hardware mailbox * [MAILBOX/PIC] Add PIC Mailbox drivers. The mailbox device(s) may be instantiated in one of three equivalent way: Device Tree node, eg.: ```dts interrupt-controller@0 { interrupt-controller; #interrupt-cells = <1>; }; pic_mailbox@10000 { compatible = "rt-thread,pic-mailbox"; reg = <0x10000 0x100>; position = <0>; interrupts = <34>; peer-interrupts = <35>; uid = <0>; #mbox-cells = <1>; }; ``` Signed-off-by: GuEe-GUI <[email protected]>
2024-11-25support milkv-duo rt-smartflyingcys
1. switches memory management to SLA 2. use ioremap modification driver Signed-off-by: flyingcys [email protected]
2024-11-25[DM/FEATURE] Support PHY (external) (#9597)GUI
This framework will be of use only to devices that use external PHY (PHY functionality is not embedded within the controller). Use in PCIE, USB, HDMI, DP... Signed-off-by: GuEe-GUI <[email protected]>
2024-11-25[klibc] add rt_sscanfMeco Man
cherry-pick from: https://github.com/PetteriAimonen/Baselibc/blob/master/src/vsscanf.c BSD license
2024-11-24feat: Kconfig: moving the arm64 specified configs to sub-menuShell
Just for better readability. Signed-off-by: Shell <[email protected]>
2024-11-24feat: arm64 ASID supportShell
Support for ARM64 ASID to enhance virtual memory management efficiency by reducing the need for TLB flushes during address space switches. These changes improve performance especially for multi-process systems. Changes: - Added `ARCH_USING_ASID` configuration in `libcpu/aarch64/Kconfig`. - Defined ASID-related constants in `mmu.h`. - Updated `TLBI_ARG` macro to include ASID manipulation. - Implemented ASID allocation mechanism with spinlock synchronization. - Enhanced TLB invalidation to support ASID-specific operations. - Modified `rt_hw_aspace_switch` to use ASIDs when switching address spaces. - Adjusted debug logging and function documentation to reflect ASID usage. - Refactored AArch64 MMU and TLB handling for ASID integration. Signed-off-by: Shell <[email protected]>
2024-11-24[drivers] fixed a minor typo in the comments of dev_serial_v2.cPermissionDenied7335
2024-11-24[DM/FEATURE] Support NVME (#9591)GUI
* [DM/FEATURE] Support NVME 1. Support PRP and SGL (>= NVME v1.1) transport. 2. Support MSI/MSI-X for IO queues. 3. Support NVME on PCI. Signed-off-by: GuEe-GUI <[email protected]>
2024-11-24[fal] using rt-thread raw API instead of std APIMeco Man
2024-11-24[kernel] format KconfigMeco Man
2024-11-24[klibc] add rt_vsnprintf_std.c and rename RT_KLIBC_USING_VSNPRINTF_LONGLONGMeco Man
2024-11-22[tools][cmake] fix processing groups with similar name (#9667)Kai
2024-11-22[DM/FEATURE] Support SCSI bus (#9592)GUI
* [DM/FEATURE] Support block for SCSI 1. Support SD and CD-ROM. 2. SD will port to UFS and ATA device. Signed-off-by: GuEe-GUI <[email protected]>
2024-11-22[DM/FEATURE] Support DMA management (#9682)GUI
1. DMA pool management for platform. 2. DMA engine driver API. Signed-off-by: GuEe-GUI <[email protected]>
2024-11-21[components/libc/posix]add comments for thread local storage APIs.ligr
2024-11-21[libcpu][riscv]纠正pv_offset的对齐检查heyuanjie87
2024-11-21[components/libc/posix]fix the problem that it doesn't check if barrier ↵ligr
still in use and dosen't destory the mutex either.
2024-11-21[components/libc/posix]fix the errors that assigning an integer to a pointer ↵ligr
and always return EINVAL.
2024-11-21[components/libc/posix]add comments for barrier APIs.ligr
2024-11-21[DM/FEATURE] Support IIO (Industrial I/O) (#9598)GUI
[DM/FEATURE] Support IIO (Industrial I/O) Signed-off-by: GuEe-GUI <[email protected]>
2024-11-21[DM/FEATURE] Support import SoC Pinctrl configGuEe-GUI
Signed-off-by: GuEe-GUI <[email protected]>
2024-11-21[DM/FIXUP] Fixup pinctrl depend autoGuEe-GUI
Signed-off-by: GuEe-GUI <[email protected]>
2024-11-20[bsp][qemu-virt64-riscv]:remove the redundant UART1 configuration from the ↵zhangjing
Kconfig
2024-11-20[DM/FEATURE] make SoC Kconfig import easyGuEe-GUI
Open Kconfig will not fail if using osource, This way can make SoC Kconfig to DM easy. Link: ecb89b1370ec27be650a0a2fae7c6802b4246933 Signed-off-by: GuEe-GUI <[email protected]>
2024-11-20[DM/FIXUP] Fixup MSI first IRQ read offsetGuEe-GUI
Signed-off-by: GuEe-GUI <[email protected]>
2024-11-20[DM/FIXUP] Fixup PCI MSI global irq mapGuEe-GUI
Don't use `irq` as a var when clear MSI global irq map, the irq which alloc before will rewrite. Signed-off-by: GuEe-GUI <[email protected]>
2024-11-20[DM/FIXUP] add cortex-m23's cpuport.hGuEe-GUI
Signed-off-by: GuEe-GUI <[email protected]>
2024-11-20[DEVICE/SDIO] port to the blockGuEe-GUI
1. remove gpt. 2. remove block device custom. Signed-off-by: GuEe-GUI <[email protected]>
2024-11-20[DM/FEATURE] Support simple block layerGuEe-GUI
1. Disk and blk device management. 2. Support partitions probe auto. 3. Support DFS and user mode fops, ioctl. 4. Add a cmd for blk info. Signed-off-by: GuEe-GUI <[email protected]>
2024-11-20[DM/FEATURE] Support MFD sysconGuEe-GUI
MFD (Multifunction device) with System Controller Register Read/Write. Signed-off-by: GuEe-GUI <[email protected]>
2024-11-20[DM/FEATURE] Support import SoC CLK configGuEe-GUI
Signed-off-by: GuEe-GUI <[email protected]>
2024-11-20[DM/FIXUP] Fixup CLKGuEe-GUI
1. Default return OK when input NULL (if is not necessary in device). 2. Support object parse in OFW. 3. Support CLK depends fix auto. 4. Fixup rt_clk_array_prepare_enable and rt_clk_array_disable_unprepare. Signed-off-by: GuEe-GUI <[email protected]>
2024-11-19[components][driver]add phy and mdio buszhuzhuzhu
old phy bus is too simple add phy_bus is not adapt rt_bus framework,so writer a stronger phy bus framework. here is my commit message: add mdio bus and phy bus to kernel,the phy bus use rt_bus framewok ,driver writer can write phy_driver first .when mac driver need to use phy they can register phy_device and pjhy_devie will serach for driver which match by uid and mask,if no driver match with the device that you register,phy_bus will return the genphy to you device,the genphy driver is the general driver for phy,so you can use it but it can not support the capcity of chip it may be cause performance is not up to peak
2024-11-19[components/libc/posix]add comments for rwlock APIs.ligr
2024-11-19[components/libc/posix]add comments for condition variable APIs.ligr
2024-11-19Update src/KconfigMeco Man
2024-11-19[ci] add RT_USING_CI_ACTIONMeco Man
2024-11-18[bsp/nrf5x] Fix the nrf5340 bspSupper Thomas
2024-11-18[components/libc/posix]add comments for mutex APIs.ligr
2024-11-18[DM/FEATURE] Support clock subprobe in OFWGuEe-GUI
Signed-off-by: GuEe-GUI <[email protected]>
2024-11-18[DM/FEATURE] Support driver depends fix autoGuEe-GUI
We need a API to fix the driver load auto when a second driver get it in probe process that we can not be careful of the driver-to-driver's depends in different SoC. Signed-off-by: GuEe-GUI <[email protected]>