| Age | Commit message (Collapse) | Author |
|---|
|
|
|
|
|
|
|
- using generic command instead of abs path
- update BSP configurations
- update README
|
|
|
|
|
|
修正命令超时后触发两次信号量的问题
详解:
中断状态寄存器的BIT0仅表示sdhci处理命令完成，完成结果由其它位指示，当出错时
BIT0也会值1产生中断
Signed-off-by: heyuanjie87 <[email protected]>
|
|
修复scons编译问题并添加ci
|
|
device/host)
|
|
Supports both big and little cores of RISC-V C906,
but does not support ARM cores. Currently, only UART
drivers are supported on the peripherals.
Signed-off-by: Shicheng Chu <[email protected]>
|
|
1. 修改 ENABLE_FPU 为 ARCH_RISCV_FPU，与libcpu/common 保持统一
2. 对 bsp/cvitek/cv18xx_risc-v 中增加使能 ARCH_RISCV_FPU 的动作。解决了 issue #9075
|
|
|
|
add uart5
add can support
add wdog support
|
|
|
|
- added missing fence apis
Signed-off-by: Fan YANG <[email protected]>
|
|
- added hpm6e00evk support
Signed-off-by: Fan YANG <[email protected]>
|
|
- upgraded hpm_sdk to v1.6.0
Signed-off-by: Fan YANG <[email protected]>
|
|
Signed-off-by: Shicheng Chu <[email protected]>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Analysis: Some macro definition names are not standardized
and lack prefixes.
Solution: Add BSP_ prefix to GPIO_IRQ_BASE SYS_GPIO_IRQ_BASE
PLIC_PHY_ADDR TIMER_CLK_FREQ UART_IRQ_BASE I2C_IRQ_BASE.
Signed-off-by: Shicheng Chu <[email protected]>
|
|
Signed-off-by: Yilin Sun <[email protected]>
|
|
Signed-off-by: Yilin Sun <[email protected]>
|
|
Signed-off-by: Yilin Sun <[email protected]>
|
|
This patch replaces SPI flash mount procedure with generic SPI API. This
patch also try to format the external flash on the first mount failure,
in case of empty or invalid flash content is present on the external SPI
flash.
Signed-off-by: Yilin Sun <[email protected]>
|
|
This patch changed SPI initialization API to standard RT-Thread SPI API.
The current code contains a minor bug which does not wait for WiFi
module ready before stack initialization, this is also fixed.
Signed-off-by: Yilin Sun <[email protected]>
|
|
Signed-off-by: Yilin Sun <[email protected]>
|
|
* bsp: nxp/mcx/mcxn: SPI: Added missing bracket and re-format code.
The closing bracket is missing from SPI6 struct.
Introduced since commit fc1cfd6d3627ba8460d514e7913bd307e8b1d567 .
Use standard rt_spi_device->cs_pin instead of user_data pointer.
---------
Signed-off-by: Yilin Sun <[email protected]>
|
|
|
|
|
|
|
|
|
|
as mysterywolf do in commit https://github.com/RT-Thread/rt-thread/commit/698569c3ca1d1413fe610f5421eaf549cb0016b7
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
For bsp/cvitek, all drivers related files are moved to the directory
bsp/cvitek/drivers, so the drivers_path_prefix processing in the
SConstruct of the three bsp projects can be simplified.
Signed-off-by: Chen Wang <[email protected]>
|
|
[ci][bsp]fix same54&same70&ls1cdev ci build errors.
|
|
Analysis: The IRQ_MAX_NR value of c906_little is wrong.
interrupt.h relies on IRQ_MAX_NR defined in rtconfig.h but
does not explicitly include this header file.
Solution: Change IRQ_MAX_NR to the correct value 61 in
the datasheet. Explicitly include rtconfig.h in interrupt.h.
Signed-off-by: Shicheng Chu <[email protected]>
Reviewed-by: Chen Wang <[email protected]>
|
|
Analysis: The IRQ_MAX_NR value of cv18xx_risc-v is wrong.
The wrong IRQ_MAX_NR will cause the install of an interrupt
number larger than its value to fail.
Solution: Change IRQ_MAX_NR to the correct value 101 in
the datasheet.
Signed-off-by: Shicheng Chu <[email protected]>
Reviewed-by: Chen Wang <[email protected]>
|
|
Cvitek adc dirver only supports one adc controller now,
but the other adc controller RTCSYS_SARADC is missing.
Signed-off-by: Shicheng Chu <[email protected]>
Reviewed-by: Chen Wang <[email protected]>
|
|
|
