summaryrefslogtreecommitdiff
path: root/libcpu/arm/cortex-a
AgeCommit message (Collapse)Author
2020-12-28resolve Conflictsyangjie
bsp/nrf52832/board/Sconscript bsp/nrf52832/startups/Sconscript bsp/raspberry-pi/raspi4-32/driver/SConscript
2020-12-19[SConscript]update group nameyangjie
2020-11-30[SConscript] change libcpu to LIBARCH,and correcte letter caseyangjie11
2020-11-20[SConscript]rename group nameyangjie11
2020-11-20[libcpu][update]重启与关机函数:rt_hw_cpu_shutdown、rt_hw_cpu_reset ↵张世争
,补充WEAK属性
2020-06-30fix gic ack irq problemshaojinchun
2020-06-04fix startup code address relative jumpbigmagic
2020-05-25add raspi4 32bit mode bspbigmagic
2019-10-22fixed linker script and stack align issues.aozima
2019-09-27开放spinlock相关函数shaojinchun
2019-06-19fix cortex-a cahceZYH
2019-05-29add cortex-a fpu supportshaojinchun
2019-05-12[BSP][qemu-vexpress-a9] code cleaup for compiling warning.Bernard Xiong
2019-05-11fix signal codeshaojinchun
2019-05-09[libcpu][arm/cortex-a] Add correct comments.Bernard Xiong
2019-04-27修改lwp支持中arm cortex-a的swi入口函数处理shaojinchun
2019-04-26Rename 'platform.h' in 'imx6ul' and 'qemu-vexpress-a9' BSPs.qz721
This filename conflicts with the 'mbedtls' package. They are renamed in the name of the corresponding chips and included in 'board.h'. Files that rely on this file should include 'board.h' instead.
2019-04-01Disable the data alignment check.qz721
2019-03-29Add standard rt-thread cache interfaces for arm/cortex-a.qz721
Add cache invalidate and clean interfaces. Adjust the default cache type of memory to 'WriteBach with WriteAllocate'.
2019-03-25Make 'qemu-vexpress-a9' and 'imx6ul' use the same libcpu code.qz721
2019-01-07[libcpu] Add SConscript in libcpu.Bernard Xiong
2018-12-05[libcpu/arm/cortex-a]rt_hw_interrupt_install函数name参数增加const限定liruncong
2018-10-15[license] Change the license of libarm to Apache.Bernard Xiong
2017-12-21[libcpu]: add 8-byte alignment for arm architecture && optimize code formatSummerGift
2017-11-01[BSP] add i.MX 6UL BSPBernard Xiong