summaryrefslogtreecommitdiff
path: root/libcpu/arm/cortex-m0
AgeCommit message (Collapse)Author
2024-02-20[libcpu][SConscript]规范group名为libcpuMeco Man
2023-08-08rt_hw_cpu_reset: remove all other rt_weakMeco Man
2023-04-04[kernel] 将rt_thread结构体改为显式继承rt_object (#7131)Shicheng Chu
2022-12-11[rtdef] use lower-case to define attributes (#6728)Man, Jianting (Meco)
* [rtdef] rename RT_WEAK attribute as rt_weak * [rtdef] rename RT_USED attribute as rt_used * [rtdef] rename RT_SECTION attribute as rt_section * [rtdef] rename ALIGN attribute as rt_align * [legacy] add RT_USED ALIGN RT_SECTION RT_WEAK as legacy support
2022-06-09[Scons][iar][iccarm] ↵Meco Man
IAR统一使用iccarm作为判断条件而不是是用IDE的名字来进行判断 因为不确定后续IAR是否会像Keil一样内含有不同的编译工具链 此外,将判断条件改为列表方式,这样更方便后续增加其他可能的IAR编译链
2022-06-09[Scons] ↵Meco Man
将GCC判断条件改为列表方式,方便后续增加新的编译工具链
2022-05-13[libcpu/arm]: fix typoFrankTan
2022-04-20[gcc][armcc][armclang] rtconfig.CROSS_TOOL->rtconfig.PLATFORM (#5802)Man, Jianting (Meco)
* [gcc][armcc][armclang] rtconfig.CROSS_TOOL->rtconfig.PLATFORM
2022-04-08[libcpu/arm]: add dsb and isb instructions in the end of ↵blta
rt_hw_context_switch_to (#5748)
2022-01-20[asm] 解决tab和空格混用的问题Meco Man
2021-09-26[update] support armclangliukangcc
2021-08-28FINSH_USING_BUILT_IN_COMMANDS改MSH_USING_BUILT_IN_COMMANDSMeco Man
2021-08-25[finsh] finsh组件可以选择是否包含内置命令Meco Man
2021-03-27[libcpu] auto formattedMeco Man
2020-12-19[SConscript]update group nameyangjie
2020-11-30[SConscript] change libcpu to LIBARCH,and correcte letter caseyangjie11
2020-11-20[SConscript]rename group nameyangjie11
2020-05-30set Systick interrupt priority to the lowestaozima
2019-09-07Fix Cortex-M0 Cannot Execute Rebootxiaofan
Signed-off-by: xiaofan <[email protected]>
2019-01-07[libcpu] Add SConscript in libcpu.Bernard Xiong
2018-12-14添加cpu复位函数yufanyufan77
RT_WEAK void rt_hw_cpu_reset(void)
2018-10-15[license] Change the license of libarm to Apache.Bernard Xiong
2017-09-01update libcpu: cortex-m0 fault handlers always enable.aozima
2017-08-18update libcpu: ensure fault enable.aozima
2015-05-13fixed assembly warnings.aozima
2014-07-31Fix some spell error;aozima
2013-11-04Fix hardfault bug for gcc portBright Pan
for 2013-02-20 aozima commmit "port for gcc", but the commit is not tested,and the kernel is breakdown in context_gcc.S, the file is a copy from cortex-m3,but not port for cortex-m0, so i complete this port for aozima, test it in stm32f0discovery board , and it works fine.
2013-06-23fixed bug: correct cortex-m SCB->VTOR address.aozima
2013-06-23format code by Astyle.aozima
2013-06-22update libcpu/arm/cortex-m0: restore MSP.aozima
2013-02-20port stm32f0x to gcc.aozima
2013-01-08convert end of lineBernard Xiong
2012-12-24fixed the coding style in libcpu/arm[email protected]
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@2518 bbd45198-f89e-11dd-88c7-29a3b14d5316
2012-12-23stack addr align to 8byte.wuyangyong
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@2509 bbd45198-f89e-11dd-88c7-29a3b14d5316
2012-08-22fixed bug: store r8 - r11.wuyangyong
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@2258 bbd45198-f89e-11dd-88c7-29a3b14d5316
2012-05-31add libcpu/cortex-m0.wuyangyong
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@2142 bbd45198-f89e-11dd-88c7-29a3b14d5316