summaryrefslogtreecommitdiff
path: root/libcpu/arm
AgeCommit message (Collapse)Author
2018-10-16[license] Fix the bad license header for lpc24xx.Bernard Xiong
2018-10-15[license] Change the license of libarm to Apache.Bernard Xiong
2018-10-10Merge pull request #1812 from liruncong/am335x-mmuBernard Xiong
修正am335x中mmu问题
2018-09-25[libcpu] Fix the FPU definition in M4/M7 for ARM ClangBernard Xiong
2018-09-25[Kernel] Adjust the copyright informationBernard Xiong
2018-09-23[Kernel] Add ARMCC 6.x support.Bernard Xiong
2018-09-15修正am335x中mmu问题liruncong
1) mmu_disable_dcache/mmu_enable_dcache等, 应使用rt_cpu_xxx相关函数,否则会跑飞. armcc并没有提供rt_cpu_xxx对应汇编代码,先删除 2) mmu_setmtt抽取为函数mmu_setmtts,并增加RT_WEAK.mmu_setmtts此处作为示例函数.实际用户板子可在bsp中重新实现该函数.可在rt_components_board_init函数前调用rt_hw_mmu_init
2018-09-10rt_hw_backtrace中多余括号删除. armclang给出警告liruncong
2018-08-01add rt_hw_cpu_reset for cortex-m cpu[email protected]
2018-07-25[libcpu][comtex-m7] enhancement hard fault exception handler.aozima
2018-07-25[libcpu][comtex-m4] enhancement hard fault exception handler.aozima
2018-07-25fixed get sp in HardFault_Handler. close #1646aozima
2018-06-13fix annotation error=
2018-06-04[libcpu][arm][arm926] Using C header file to define stack and heap size.ArdaFu
2018-01-31[libcpu]: fixed #1196 FPU FPCA issue.aozima
2017-12-21[libcpu]: add 8-byte alignment for arm architecture && optimize code formatSummerGift
2017-12-21[libcpu]: add 8-byte alignment for armv6 architectureSummerGift
2017-12-21[libcpu]:optimize code formatSummerGift
2017-12-21[libcpu]:optimize code formatSummerGift
2017-12-21[libcpu]: add 8-byte alignment for armv6 architectureSummerGift
2017-11-22[libcpu] add volatile for __asm.SummerGift
2017-11-22[libcpu] add volatile for asm (" mcr ") or asm (" mrc ") instruct.SummerGift
2017-11-01[BSP] add i.MX 6UL BSPBernard Xiong
2017-10-19[bsp][at91sam9260] Fix the problem of the finsh function failure by using ↵weety
component initialization.
2017-10-16[BSP] change the type of cmd.bernard
1. Change the type of cmd to 'int'; 2. Remove RT_LWIP_USING_RT_MEM macro;
2017-09-01update libcpu: cortex-m0 fault handlers always enable.aozima
2017-08-23update cortex-m libcpu: fixed compile error.aozima
2017-08-18update libcpu: ensure fault enable.aozima
2017-02-06Add libcpu/arm/am335x/context_iar.S filezchong-cht
2016-05-20[BSP] Update VFP code in armv6.Bernard Xiong
committed by FH.
2016-05-20[BSP] Enable VFP.Bernard Xiong
committed by FH.
2016-04-18[BSP] Add fh8620 bsp from Shanghai Fullhan Microelectronics Co., Ltd.Bernard Xiong
FH8620 BSP Copyright (c) 2016 Shanghai Fullhan Microelectronics Co., Ltd. All rights reserved
2015-11-11 Add iar compiler support for am335x.zchong_cht
2015-09-24[BSP] update stm32f7-discoBernard Xiong
code cleanup.
2015-09-04Add the license.weety
2015-09-04Add dm365 porting.weety
2015-08-07[bsp]add the stm32f74x bsp.nongxiaoming
2015-06-05Align thread stack to 8 byte.aozima
2015-06-04implement __user_initial_stackheapaozima
2015-06-04Align stack address to 8 byte.aozima
2015-05-22fixed assembly warnings.aozima
2015-05-13fixed assembly warnings.aozima
2015-05-11[libcpu][am335x] Fix the booting failure when enabling MMUAdrian Huang
Since the 16 domains are configured as the client domains in mmu_setttbase(), a Permission fault is generated if the XN bit (Execute-never) is set in the short-descriptor translation table (for section and supersection). This leads to the booting failure when enabling MMU for beagleboard bsp. Here is log: ---------------------------------------------------------------- SD/MMC found on device 0 reading uEnv.txt 117 bytes read in 3 ms (38.1 KiB/s) Loaded environment from uEnv.txt Importing environment from mmc ... Running uenvcmd ... reading rtthread.bin 162624 bytes read in 24 ms (6.5 MiB/s) \## Starting application at 0x80200000 ... ---------------------------------------------------------------- This commit removes the XN bit configuration in the section of the short-descriptor translation table. The OS can be booted successfully with applying this commit.
2015-05-04[libcpu][arm926] Optimize irq trap code.ardafu
2015-04-22[libcpu][arm926] Optimize codeardafu
1. Combine code for IAR and GCC in file mmu.c and cpuport.c 2. Remove remap code in start_xxx.S. User should config MMU to map vector table to visual address 0x0
2015-04-16[libcpu][arm926] Remove unused SPSR register PUSH/POP when os switch thread.ardafu
2015-04-16[libcpu][arm926] Define vector table start at BSP/{board}/platform/ assemble ↵ardafu
INC files.
2015-04-151. [bsp][sam9260] Fix the bug that auto reset after boot 20s. Disable ↵ardafu
watchdog in rt_lovel_level_init function. 2. [bsp][sam9260] Modify SCONS scripts to support IAR tool chain. 3. [bsp][sam9260] Move link strips in to folder link_scripts. 4. [libcpu][arm926] Add copy right to source file and format code.
2015-04-141. [cpu] split ARM926 cpu code from AT91SAM9260 BSPardafu
2015-03-09Fix compile warning:Bright Pan
..\..\libcpu\arm\cortex-m3\context_rvds.S(207): warning: A1581W: Added 2 bytes of padding at address 0xd6