summaryrefslogtreecommitdiff
path: root/libcpu/risc-v/common/cpuport.c
AgeCommit message (Collapse)Author
2023-01-04[libcpu][riscv]移除ch32中的冗余文件,使用common下的文件 (#6813)Yaochenger
* [libcpu][riscv]移除ch32中的冗余文件,使用common下的文件 * 修正cpuport.h宏定义 * 规范宏定义格式
2022-12-11[rtdef] use lower-case to define attributes (#6728)Man, Jianting (Meco)
* [rtdef] rename RT_WEAK attribute as rt_weak * [rtdef] rename RT_USED attribute as rt_used * [rtdef] rename RT_SECTION attribute as rt_section * [rtdef] rename ALIGN attribute as rt_align * [legacy] add RT_USED ALIGN RT_SECTION RT_WEAK as legacy support
2022-12-03sync branch rt-smart. (#6641)guo
* Synchronize the code of the rt mart branch to the master branch. * TTY device * Add lwP code from rt-smart * Add vnode in DFS, but DFS will be re-write for rt-smart * There are three libcpu for rt-smart: * arm/cortex-a, arm/aarch64 * riscv64 Co-authored-by: Rbb666 <[email protected]> Co-authored-by: zhkag <[email protected]>
2022-07-30WCH CH569W-R0-1v0 evt board bsp port, first version (#6167)emuzit
WCH CH569W-R0-1v0 evt board bsp port, first version dev/test under Ubuntu 20.04 toolchain from MounRiver_Studio_Community_Linux_x64_V120 tested drivers : SysTick, gpio, gpio interrupt, uart1 (RX interrupt, TX polling) libcpu/risc-v/SConscript : group includes rtconfig.CPU only if folder exists libcpu/risc-v/common/cpuport.c/rt_hw_context_switch_interrupt() : make it RT_WEAK for customization
2022-04-20uniform code writing-disable interruptthewon86
2021-03-27[libcpu] auto formattedMeco Man
2020-11-23Merge pull request #4043 from zhangsz0516/zhangsz_1120Bernard Xiong
[libcpu][update]重启与关机函数:rt_hw_cpu_shutdown、rt_hw_cpu_reset,补充WEAK属性
2020-11-20[libcpu/risc-v][K210] add FPU supporttangweikang
2020-11-20[libcpu][update]重启与关机函数:rt_hw_cpu_shutdown、rt_hw_cpu_reset ↵张世争
,补充WEAK属性
2018-12-28add k210 SMP supportshaojinchun
2018-12-08[libcpu] Add unified RISC-V libcpu porting.Bernard Xiong