summaryrefslogtreecommitdiff
path: root/libcpu/risc-v
AgeCommit message (Expand)Author
2020-11-20[libcpu][update]重启与关机函数：rt_hw_cpu_shutdown、rt_hw_cpu_reset�...张世争
2020-11-11fix long call linker error with 'jal', 'j' or conditional branch instructionwanghongzhu
2020-10-29[libcpu][risc-v] Fixed bsp k210 failing to compile | 修复 k210 无法编译...tangweikang
2020-09-22Merge pull request #3919 from wormsX/T-head_Smart-v1.0.0Bernard Xiong
2020-09-11add t-head smart-evb bsp, and risc-v cpu e906chenzx
2020-09-03libcpu/nuclei: Fix wrong RT_KERNEL_INTERRUPT_LEVELHuaqi Fang
2020-04-17[BSP][Nuclei] Add Nuclei RISC-V Processor supportHuaqi Fang
2019-11-05修改了上下文切换退出时的bug，该bug会导致中断被提前打�...ZhangTao
2019-09-27开放spinlock相关函数shaojinchun
2019-07-24first versiontyustli
2019-05-11fix signals for k210shaojinchun
2019-03-28[libcpu][k210]fix stack frame printZYH
2019-03-26[libcpu] Fix the build directory issueBernardXiong
2019-03-21[libcpu][k210]add stack info printfZYH
2019-03-20[libcpu][k210]add description of exceptionZYH
2019-01-07[libcpu] Add SConscript in libcpu.Bernard Xiong
2018-12-28add k210 SMP supportshaojinchun
2018-12-23[bsp][k210] Add get_free_heap_size function.Bernard Xiong
2018-12-18[libcpu] Add k210 BSP.Bernard Xiong
2018-12-15[libcpu][risc-v] fix rt_thread_switch_interrupt_flag issue.Bernard Xiong
2018-12-15[libcpu][risc-v] fix the rt_thread_switch_interrupt_flag issueBernard Xiong
2018-12-08[libcpu] Fix the E310 compiling issue.Bernard Xiong
2018-12-08[BSP] Add RV32M1_VEGA BSP.Bernard Xiong
2018-12-08[BSP] Update Hifive1 BSP with unified RV porting.Bernard Xiong
2018-12-08[libcpu] Add unified RISC-V libcpu porting.Bernard Xiong
2018-05-31[libcpu] add risc-v e310 portingliang yongxiang
2018-05-29[libcpu] remove libcpu/risc-vliang yongxiang
2017-08-26[BSP] cleanup for hifive1 bsp.Bernard Xiong
2017-07-31modify： drivers/cpuusage.czhangjun
2017-07-31new file： ../../libcpu/risc-v/e310/trap.czhangjun
2017-07-31fix bug in context_gcc.s and start_gcc.s:zhangjun
2017-07-30fix bug in rt_hw_context_switch_interrupt_dozhangjun
2017-07-30 修改： ../../libcpu/risc-v/e310/context_gcc.Szhangjun
2017-07-29fix trap_entryzhangjun
2017-07-26 modified: ../../libcpu/risc-v/e310/context_gcc.Szhangjun
2017-07-26remove "csrrc a5, mstatus, MSTATUS_MIE" in rt_hw_interrupt_enable();zhangjun
2017-07-17deleted: rtthread.s /*just for debug*/zhangjun
2017-07-17add context_gcc.szhangjun
generated by cgit v1.3.1 (git 2.54.0) at 2026-10-24 13:52:39 +0000