summaryrefslogtreecommitdiff
path: root/libcpu
AgeCommit message (Collapse)Author
2023-06-19更新gicv3中断亲和性设置，重构api: arm_gic_send_affinity_sgi, ↵wangqinglin
增加AMP宏判断, rt_ioremap和宏RT_USING_SMART解耦 修改:中断安装默认绑定至当前核心， 修改rt_hw_interrupt_set_target_cpus函数,
2023-06-12修复aarch64-qemu启动失败问题 (#7661)wangqinglin
2023-06-11删除mmu.c对board.h的引用wangqinglin
2023-06-11修改:启动过程和__start解耦，对于RT_AMP_SLAVE 跳过cpu 非0核等待wangqinglin
2023-06-11添加无设备树模式PSCIwangqinglin
2023-06-11AMP-step3: 添加conifg ARCH_ARM_CORTEX_A55， rt_hw_cpu_id_set ↵wangqinglin
适配A55架构, 添加aarch64 rt_… (#7628)
2023-06-07[risc-v][libcpu] 删去无用局部变量 (#7634)Liu,Yuan
2023-06-07[simulator] 修复 linux simulator 编译运行失败zhkag
2023-05-29[libcpu] [cortex-a] Revert RT_SMP_AUTO_BOOT. (#7549)Wayne
Co-authored-by: Wayne Lin <[email protected]>
2023-05-20[atomic] add stdc atomic detection. (#7536)Bernard Xiong
2023-05-19[libcpu] fix arm/cortex-a/start_gcc.S (#7515)huanghe
2023-05-17support llvm-arm 16.0guozhanxin
2023-05-14[libcpu][component][debug] add debug info for gdb (#7033)Shell
2023-05-11[bsp][phytium]适配rt-thread5.0.0 版本 (#7441)huanghe
Co-authored-by: 朱耿宇 <[email protected]>
2023-04-29[libcpu] 删除多余的RT_ASSERT判断条件nobody
RT_TICK_PER_SECOND 会在Kconfig里有范围约束
2023-04-28[HUST CSE][libcpu][s3c44b0]Same expression on both sides of '|'WuxiaBai
2023-04-27修复 atomic_arm.c 多次指定类型限定符问题 (#7393)勇
2023-04-26[libcpu/aarch64] fix cache invalidate operation (#7363)Shell
2023-04-24[fix]:修复GICv2、GICv3中断触发模式设置无效的问题 (#7358)wangqinglin
2023-04-24优化设置中断模式api (#7359)wangqinglin
2023-04-24[libcpu/risc-v/c906] add ioremap && default param (#7345)flyingcys
2023-04-22[components/mm] support for scalable memory management (#7277)Shell
* [mm/page] multi-list page manager [mm/page] page debugger [libcpu/aarch64] hugepage support * [quality] remove void-arith * [format] remove kasan codes
2023-04-17fix:fixed variable misusezb1tree
2023-04-17[bsp][ls1c] fix a misoperation 7YZ7
attach #7291
2023-04-17[HUST CSE] Fix many abnormal symbols in annotations and format code7YZ7
2023-04-14[HUST][CSE]mips/common/exception.c/rt_set_except_vector (#7238)d1zzy126
* mips/common/exception.c/rt_set_except_vector * Update exception.c --------- Co-authored-by: Bernard Xiong <[email protected]>
2023-04-13逻辑错误codlearner
2023-04-04[kernel] 将rt_thread结构体改为显式继承rt_object (#7131)Shicheng Chu
2023-03-31[fix] compilation error from rpi (#7143)v5.0.0v5.0.xShell
* [fix] compile error from rpi
2023-03-31✨ feat(components): add uname supportxqyjlj
2023-03-31[libcpu/arm/cortex-a] Revert safety MMU initialization. (#6796)Wayne
* Revert safety MMU initialization. Co-authored-by: Wayne Lin <[email protected]>
2023-03-30[utest][atomic]添加返回值测试 (#7124)Yaochenger
* [utest][atomic]添加返回值测试
2023-03-30[rt-smart] testcase & improvements for memory management (#7099)Shell
* [utest/mm] add testcase for create/init format codes of create/init in components/mm * [libcpu/aarch64] fix user stack check routine * [kservice] export API for utest * [utest/mm] testcase for aspace_map format & modify the files under components/mm related with aspace_map * [lwp/user_mm] add user_map_varea for mmap feature * [mm] rename rt_mm_fault_try_fix to rt_aspace_fault_try_fix * [utest/mm] testcase for synchronization * [mm] modify unmap api to improve throughput * [utest/mm] testcases for cache and varea map * [format] remove extra space * [utest/mm] fix testcase problem in header * [lwp] extend map_user_varea with a flag * [utest/mm] testcase for lwp_map_user_varea * [libcpu/arm/cortex-a] fix kernel space layout * [utest/mm] adjust for armv7 arch
2023-03-29[bsp]fix esp32_c3 compile error (#7107)flyingcys
* fix rt_hw_interrupt_install return value * add __rt_rvstack
2023-03-23[atomic]添加arm与risc-v下的常用原子操作函数 (#7053)Yaochenger
* Update Kconfig * Update trap_gcc.S * Update bsp/hifive1/drivers/SConscript Co-authored-by: Man, Jianting (Meco) <[email protected]> * Update SConscript * [atomic]提交一份arm与risc-v架构下的常用原子操作函数 * 修改变量类型 * 更新rtatomic.h与atomic_port.c * 更新rt-thread\libcpu\arm\common\atomic_port.c * 更新include/rtatomic.h与libcpu/arm/common/SConscript * 更新include/rtatomic.h * 修正格式与Kconfig * 修正格式与文件结构 * 规范文件格式与文件重命名 * 添加测试用例与CI * 添加函数声明 * 修改virt64/SConscript 添加atomic_riscv.c * 1.规范代码风格 * 2.添加RISC-V64原子指令支持 解决在RV64下编译器将32-bit运算结果扩展为64-bit 导致判断错误 * 添加C11标准库原子操作测试 --------- Co-authored-by: Man, Jianting (Meco) <[email protected]>
2023-03-23[errno code]fix that use RT_ENOSYS without - (#7084)Zxy
* [errno code]fix that use RT_ENOSYS without - * Update bsp/airm2m/air32f103/libraries/rt_drivers/drv_hwtimer.c --------- Co-authored-by: Man, Jianting (Meco) <[email protected]>
2023-03-19[bsp] add bl808 lp core (#7069)flyingcys
* Add riscv_32e support * add bl808 lp core * update README.md
2023-03-19add bl60x/bl70x/bl61x/bl808 (#7063)flyingcys
Co-authored-by: flyingcys <flyingcys!163.com>
2023-03-17[rt-smart] move sys_cacheflush to lwp_syscall.c (#7048)Shell
* [syscall] move sys_cacheflush to lwp_syscall.c * [syscall] improve assertion * [format] rename to rt_ctassert * [debug] modified ct assertion on mm_page.c
2023-03-16[libcpu/risc-v] support noncached normal memory (#7051)Shell
* [libcpu/risc-v] support noncached normal memory * [mm] check before dereference in _fetch_page * [mm] add comments on ioremap * [ioremap] report more info on failed
2023-03-11[libcpu/riscv/virt64] fix (#5979) (#7040)zilong
2023-03-09[libcpu/riscv/c906] fix "next_asid" type error (#7031)chenhy0106
MAX_ASID最大为0x10000，在next_asid==MAX_ASID时进入下一个generation。因此next_asid不能只有16位，否则将不能进入下一个generation。修改rt_uint16_t为rt_uint32_t。
2023-03-07[libcpu/risc-v]更新移植readmeYaochenger
2023-03-05[libcpu/risc-v]迁移libcpu/risc-v/e310与rv32m1文件中内容至bsp (#7015)Yaochenger
2023-03-03[fix] mm bugs (#7010)Shell
* [fix] implementation fault on avl * [fix] mm may free varea allocated statically * [test] add test and benchmark for avl
2023-03-02[libcpu/riscv]迁移libcpu/riscv/ch32中文件至bsp (#7004)Yaochenger
2023-03-02[libcpu/risc-v]迁移libcpu/risc-v/hpmicro中的文件至bspYaochenger
2023-03-02[libcpu/risc-v]移除bumblebee文件夹与nuclei文件夹中的内容至bspYaochenger
2023-03-01[libcpu/risc-v]将cv32e40p文件夹中文件移至BSP (#7002)Yaochenger
2023-03-01[libcpu][riscv]整合libcpu/riscv中的移植文件 ↵Yaochenger
提供一份公共代码于common (#6941) 整合libcpu/riscv中的移植文件 提供一份公共代码于common 在提交本pr时，除hpmicro的内核，rv32内核bsp已完成去除大部分的冗余，大部分代码采用common中的实现。本pr的作用是进一步统一common中的文件，从而提供一份公用代码，新移植的RV32内核的BSP可以全部使用common代码。 - 在common中提供一份公用文件：interrupt_gcc.S - 修改原有的文件，将原有的中断中上下文切换代码替换为interrupt_gcc.S - 基于上述修改，修改仓库中risc-v内核的BSP与移植相关的部分 (主要包含中断入口函数 中断栈等) - 在common中提供一份公用文件：trap_common.c；提供统一中断入口函数，中断入口函数初始化，中断入口注册等函数，并完善异常时的信息输出 - 在common中提供一份公用文件：rt_hw_stack_frame.h；将栈帧结构体剥离，供用户使用 - 在上述工作完成后，在上述工作的基础上测试仓库中risc-v内核的BSP - 完善函数中的命名，完善中断栈的获取 - 提供一份详细的基于现有common文件的移植指南 #### 在什么测试环境下测试通过 - 1.CH32V307V-R1-R0 - 2.CH32V208W-R0-1V4 - 3.HPM6750EVKMINI - 4.GD32VF103V-EVAL - 5.qemu(CORE-V-MCU ) > 与上述开发板使用同样芯片的BSP均测试通过 在CH32V307V-R1-R0与HPM6750EVKMINI上基于现有移植文件进行多线程复杂场景下的长时间测试，测试过程系统运行正常。
generated by cgit v1.3.1 (git 2.54.0) at 2026-10-24 00:50:18 +0000