blob: 15ca4dc272d02d6d427e0bf4ad22bfbfa4375ee7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
/*
* Copyright (c) 2006-2021, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2022-05-16 shelton first version
*/
#ifndef __DRV_GPIO_H__
#define __DRV_GPIO_H__
#include <rthw.h>
#include <rtdevice.h>
#include "drv_common.h"
#define __AT32_PORT(port) GPIO##port##_BASE
#define GET_PIN(PORTx,PIN) (rt_base_t)((16 * ( ((rt_base_t)__AT32_PORT(PORTx) - (rt_base_t)GPIOA_BASE)/(0x0400UL) )) + PIN)
#define __AT32_PIN(index, gpio, gpio_index) \
{ \
index, GPIO##gpio, GPIO_Pins_##gpio_index, \
GPIO_PortSourceGPIO##gpio, GPIO_PinsSource##gpio_index \
}
#define __AT32_PIN_RESERVE \
{ \
-1, 0, 0, 0, 0 \
}
/* AT32 GPIO driver */
struct pin_index
{
int index;
gpio_type *gpio_x;
rt_uint32_t pin;
rt_uint32_t portsource;
rt_uint32_t pinsource;
};
struct pin_irq_map
{
rt_uint16_t pinbit;
rt_uint16_t lineno;
IRQn_Type irqno;
};
int rt_hw_pin_init(void);
#endif /* __DRV_GPIO_H__ */
|
