summaryrefslogtreecommitdiff
path: root/bsp/at91/at91sam9260/drivers/at91_i2c_gpio.c
blob: 09500e50079b0c60b235fe03b072f74b3682c6eb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
/*
 * Copyright (c) 2006-2021, RT-Thread Development Team
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Change Logs:
 * Date           Author        Notes
 * 2012-04-25     weety     first version
 */

#include <rtdevice.h>
#include <rthw.h>
#include <at91sam926x.h>


static void at91_i2c_gpio_init(void)
{
    at91_sys_write(AT91_PMC_PCER, 1 << AT91SAM9260_ID_PIOA); //enable PIOA clock
    at91_sys_write(AT91_PIOA + PIO_PUER, (1 << 23));
    at91_sys_write(AT91_PIOA + PIO_PER, (1 << 23));
    at91_sys_write(AT91_PIOA + PIO_MDER, (1 << 23));
    at91_sys_write(AT91_PIOA + PIO_PUER, (1 << 24));
    at91_sys_write(AT91_PIOA + PIO_PER, (1 << 24));
    at91_sys_write(AT91_PIOA + PIO_MDER, (1 << 24));

    at91_sys_write(AT91_PIOA + PIO_OER, (1 << 23));
    at91_sys_write(AT91_PIOA + PIO_OER, (1 << 24));

    at91_sys_write(AT91_PIOA + PIO_SODR, (1 << 23));
    at91_sys_write(AT91_PIOA + PIO_SODR, (1 << 24));
}

static void at91_set_sda(void *data, rt_int32_t state)
{
    if (state)
    {
        at91_sys_write(AT91_PIOA + PIO_SODR, (1 << 23));
    }
    else
    {
        at91_sys_write(AT91_PIOA + PIO_CODR, (1 << 23));
    }
}

static void at91_set_scl(void *data, rt_int32_t state)
{
    if (state)
    {
        at91_sys_write(AT91_PIOA + PIO_SODR, (1 << 24));
    }
    else
    {
        at91_sys_write(AT91_PIOA + PIO_CODR, (1 << 24));
    }
}

static rt_int32_t  at91_get_sda(void *data)
{
    return at91_sys_read(AT91_PIOA + PIO_PDSR) & (1 << 23);
}

static rt_int32_t  at91_get_scl(void *data)
{
    return at91_sys_read(AT91_PIOA + PIO_PDSR) & (1 << 24);
}

static void at91_udelay (rt_uint32_t us)
{
    rt_int32_t i;
    for (; us > 0; us--)
    {
        i = 50000;
        while(i > 0)
        {
            i--;
        }
    }
}

static const struct rt_i2c_bit_ops bit_ops = {
    RT_NULL,
    at91_set_sda,
    at91_set_scl,
    at91_get_sda,
    at91_get_scl,
    at91_udelay,
    5,
    100,
    at91_i2c_gpio_init,
    RT_FALSE
};

int at91_i2c_init(void)
{
    struct rt_i2c_bus_device *bus;

    bus = rt_malloc(sizeof(struct rt_i2c_bus_device));
    if (bus == RT_NULL)
    {
        rt_kprintf("rt_malloc failed\n");
        return -RT_ENOMEM;
    }

    rt_memset((void *)bus, 0, sizeof(struct rt_i2c_bus_device));

    bus->priv = (void *)&bit_ops;

    rt_i2c_bit_add_bus(bus, "i2c0");

    return 0;
}

INIT_DEVICE_EXPORT(at91_i2c_init);