blob: 5ac5ade8cdff075e09005ce308430c2fd2889e6f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
|
/*
* Copyright (C) 2022-2024, Xiaohua Semiconductor Co., Ltd.
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2022-04-28 CDT first version
*/
#ifndef __DRV_SPI_H__
#define __DRV_SPI_H__
/*******************************************************************************
* Include files
******************************************************************************/
#include <rtthread.h>
#include "rtdevice.h"
#include "drv_dma.h"
#include "drv_irq.h"
#ifdef __cplusplus
extern "C" {
#endif
struct hc32_spi_irq_config
{
struct hc32_irq_config irq_config;
func_ptr_t irq_callback;
};
struct hc32_spi_config
{
CM_SPI_TypeDef *Instance;
char *bus_name;
rt_uint32_t clock;
rt_uint32_t timeout;
struct hc32_spi_irq_config err_irq;
#ifdef BSP_SPI_USING_DMA
struct dma_config *dma_rx;
struct dma_config *dma_tx;
#endif
};
struct hc32_spi
{
struct hc32_spi_config *config;
struct rt_spi_configuration *cfg;
struct rt_spi_bus spi_bus;
rt_uint16_t spi_dma_flag;
};
rt_err_t rt_hw_spi_device_attach(const char *bus_name, const char *device_name, rt_base_t cs_pin);
#ifdef __cplusplus
}
#endif
#endif /* __DRV_SPI_H__ */
|
