1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
|
/*
* Copyright (c) 2015, Freescale Semiconductor, Inc.
* Copyright 2016-2021 NXP
* Copyright (c) 2022 HPMicro
*
* SPDX-License-Identifier: BSD-3-Clause
*
*/
#include <stdio.h>
#include "hpm_wm8960.h"
#ifndef HPM_WM8960_MCLK_TOLERANCE
#define HPM_WM8960_MCLK_TOLERANCE (4U)
#endif
/* wm8960 register default value */
static const uint16_t wm8960_default_reg_val[WM8960_REG_NUM] = {
0x0097, 0x0097, 0x0000, 0x0000, 0x0000, 0x0008, 0x0000, 0x000a, 0x01c0, 0x0000, 0x00ff, 0x00ff, 0x0000, 0x0000,
0x0000, 0x0000, 0x0000, 0x007b, 0x0100, 0x0032, 0x0000, 0x00c3, 0x00c3, 0x01c0, 0x0000, 0x0000, 0x0000, 0x0000,
0x0000, 0x0000, 0x0000, 0x0000, 0x0100, 0x0100, 0x0050, 0x0050, 0x0050, 0x0050, 0x0000, 0x0000, 0x0000, 0x0000,
0x0040, 0x0000, 0x0000, 0x0050, 0x0050, 0x0000, 0x0002, 0x0037, 0x004d, 0x0080, 0x0008, 0x0031, 0x0026, 0x00e9,
};
/* store reg value */
static uint16_t wm8960_reg_val[WM8960_REG_NUM];
hpm_stat_t wm8960_init(wm8960_control_t *control, wm8960_config_t *config)
{
assert(control != NULL);
assert(config != NULL);
hpm_stat_t stat = status_success;
(void)memcpy(wm8960_reg_val, wm8960_default_reg_val, sizeof(wm8960_default_reg_val));
/* Reset */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RESET, 0x00));
/* Power on input modules */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER1, 0xFE));
/* Power on output modules */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER2, 0x1F8));
/* Power on PGA and mixer */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER3, 0x3C));
/* ADC and DAC uses same clock */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_IFACE2, 0x40));
/* set data protocol */
HPM_CHECK_RET(wm8960_set_protocol(control, config->bus));
/* set wm8960 as slave */
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_IFACE1, WM8960_IFACE1_MS_MASK, WM8960_IFACE1_MS_SET(0)));
/* invert LRCLK */
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_IFACE1, WM8960_IFACE1_LRP_MASK, WM8960_IFACE1_LRP_SET(1)));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_ADDCTL1, 0xC0));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_ADDCTL4, 0x40));
/* ADC volume, 8dB */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LADC, 0x1D3));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RADC, 0x1D3));
/* Digital DAC volume, 0dB */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LDAC, 0x1E0));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RDAC, 0x1E0));
/* Headphone volume, LOUT1 and ROUT1, 6dB */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LOUT1, 0x17F));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_ROUT1, 0x17F));
/* speaker volume 6dB */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LOUT2, 0x1ff));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_ROUT2, 0x1ff));
/* enable class D output */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_CLASSD1, 0xf7));
/* Unmute DAC. */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_DACCTL1, 0x0000));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LINVOL, 0x117));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RINVOL, 0x117));
HPM_CHECK_RET(wm8960_set_data_format(control, config->format.mclk_hz, config->format.sample_rate, config->format.bit_width));
/* set data route */
HPM_CHECK_RET(wm8960_set_data_route(control, config));
return status_success;
}
hpm_stat_t wm8960_deinit(wm8960_control_t *control)
{
hpm_stat_t stat = status_success;
/* power off all modules */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER1, 0x00U));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER2, 0x00U));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER3, 0x00U));
return status_success;
}
hpm_stat_t wm8960_set_protocol(wm8960_control_t *control, wm8960_protocol_t protocol)
{
return wm8960_modify_reg(control, WM8960_IFACE1, WM8960_IFACE1_FORMAT_MASK, (uint16_t)protocol);
}
hpm_stat_t wm8960_set_module(wm8960_control_t *control, wm8960_module_t module, bool enable)
{
hpm_stat_t stat = status_success;
switch (module) {
case wm8960_module_adc:
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER1, WM8960_POWER1_ADCL_MASK,
((uint16_t)enable << WM8960_POWER1_ADCL_SHIFT)));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER1, WM8960_POWER1_ADCR_MASK,
((uint16_t)enable << WM8960_POWER1_ADCR_SHIFT)));
break;
case wm8960_module_dac:
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER2, WM8960_POWER2_DACL_MASK,
((uint16_t)enable << WM8960_POWER2_DACL_SHIFT)));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER2, WM8960_POWER2_DACR_MASK,
((uint16_t)enable << WM8960_POWER2_DACR_SHIFT)));
break;
case wm8960_module_vref:
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER1, WM8960_POWER1_VREF_MASK,
((uint16_t)enable << WM8960_POWER1_VREF_SHIFT)));
break;
case wm8960_module_ana_in:
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER1, WM8960_POWER1_AINL_MASK,
((uint16_t)enable << WM8960_POWER1_AINL_SHIFT)));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER1, WM8960_POWER1_AINR_MASK,
((uint16_t)enable << WM8960_POWER1_AINR_SHIFT)));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER3, WM8960_POWER3_LMIC_MASK,
((uint16_t)enable << WM8960_POWER3_LMIC_SHIFT)));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER3, WM8960_POWER3_RMIC_MASK,
((uint16_t)enable << WM8960_POWER3_RMIC_SHIFT)));
break;
case wm8960_module_lineout:
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER2, WM8960_POWER2_LOUT1_MASK,
((uint16_t)enable << WM8960_POWER2_LOUT1_SHIFT)));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER2, WM8960_POWER2_ROUT1_MASK,
((uint16_t)enable << WM8960_POWER2_ROUT1_SHIFT)));
break;
case wm8960_module_micbais:
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER1, WM8960_POWER1_MICB_MASK,
((uint16_t)enable << WM8960_POWER1_MICB_SHIFT)));
break;
case wm8960_module_speaker:
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER2, WM8960_POWER2_SPKL_MASK,
((uint16_t)enable << WM8960_POWER2_SPKL_SHIFT)));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER2, WM8960_POWER2_SPKR_MASK,
((uint16_t)enable << WM8960_POWER2_SPKR_SHIFT)));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_CLASSD1, 0xF7));
break;
case wm8960_module_output_mixer:
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER3, WM8960_POWER3_LOMIX_MASK,
((uint16_t)enable << WM8960_POWER3_LOMIX_SHIFT)));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_POWER3, WM8960_POWER3_ROMIX_MASK,
((uint16_t)enable << WM8960_POWER3_ROMIX_SHIFT)));
break;
default:
stat = status_invalid_argument;
break;
}
return stat;
}
hpm_stat_t wm8960_set_data_route(wm8960_control_t *control, wm8960_config_t *config)
{
hpm_stat_t stat = status_success;
/* select left input */
HPM_CHECK_RET(wm8960_set_left_input(control, config->left_input));
/* select right input */
HPM_CHECK_RET(wm8960_set_right_input(control, config->right_input));
/* select source to output mixer */
HPM_CHECK_RET(wm8960_config_input_to_output_mixer(control, config->play_source));
switch (config->route) {
case wm8960_route_bypass:
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_micbais, true));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_ana_in, true));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_output_mixer, true));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_lineout, true));
break;
case wm8960_route_playback:
/* I2S_IN-> DAC-> HP */
/* Set power for DAC */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER3, 0x0C));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_dac, true));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_output_mixer, true));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_lineout, true));
break;
case wm8960_route_playback_and_record:
/* Set power */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER3, 0x3C));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_adc, true));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_micbais, true));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_ana_in, true));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_dac, true));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_output_mixer, true));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_lineout, true));
break;
case wm8960_route_record:
/* ANA_IN->ADC->I2S_OUT */
/* Power up ADC and AIN */
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER3, 0x30));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_micbais, true));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_ana_in, true));
HPM_CHECK_RET(wm8960_set_module(control, wm8960_module_adc, true));
break;
default:
stat = status_invalid_argument;
break;
}
return stat;
}
hpm_stat_t wm8960_set_left_input(wm8960_control_t *control, wm8960_input_t input)
{
hpm_stat_t stat = status_success;
uint16_t val = 0;
switch (input) {
case wm8960_input_closed:
HPM_CHECK_RET(wm8960_read_reg(WM8960_POWER1, &val));
val &= (uint16_t) ~(WM8960_POWER1_AINL_MASK | WM8960_POWER1_ADCL_MASK);
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER1, val));
break;
case wm8960_input_single_ended_mic:
/* Only LMN1 enabled, LMICBOOST to 13db, LMIC2B enabled */
HPM_CHECK_RET(wm8960_read_reg(WM8960_POWER1, &val));
val |= (WM8960_POWER1_AINL_MASK | WM8960_POWER1_ADCL_MASK | WM8960_POWER1_MICB_MASK);
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER1, val));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LINPATH, 0x138));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LINVOL, 0x117));
break;
case wm8960_input_differential_mic_input2:
HPM_CHECK_RET(wm8960_read_reg(WM8960_POWER1, &val));
val |= (WM8960_POWER1_AINL_MASK | WM8960_POWER1_ADCL_MASK | WM8960_POWER1_MICB_MASK);
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER1, val));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LINPATH, 0x178));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LINVOL, 0x117));
break;
case wm8960_input_differential_mic_input3:
HPM_CHECK_RET(wm8960_read_reg(WM8960_POWER1, &val));
val |= (WM8960_POWER1_AINL_MASK | WM8960_POWER1_ADCL_MASK | WM8960_POWER1_MICB_MASK);
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER1, val));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LINPATH, 0x1B8));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LINVOL, 0x117));
break;
case wm8960_input_line_input2:
HPM_CHECK_RET(wm8960_read_reg(WM8960_POWER1, &val));
val |= (WM8960_POWER1_AINL_MASK | WM8960_POWER1_ADCL_MASK);
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER1, val));
HPM_CHECK_RET(wm8960_read_reg(WM8960_INBMIX1, &val));
val |= 0xEU;
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_INBMIX1, val));
break;
case wm8960_input_line_input3:
HPM_CHECK_RET(wm8960_read_reg(WM8960_POWER1, &val));
val |= (WM8960_POWER1_AINL_MASK | WM8960_POWER1_ADCL_MASK);
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER1, val));
HPM_CHECK_RET(wm8960_read_reg(WM8960_INBMIX1, &val));
val |= 0x70U;
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_INBMIX1, val));
break;
default:
stat = status_invalid_argument;
break;
}
return stat;
}
hpm_stat_t wm8960_set_right_input(wm8960_control_t *control, wm8960_input_t input)
{
hpm_stat_t stat = status_success;
uint16_t val = 0;
switch (input) {
case wm8960_input_closed:
HPM_CHECK_RET(wm8960_read_reg(WM8960_POWER1, &val));
val &= (uint16_t) ~(WM8960_POWER1_AINR_MASK | WM8960_POWER1_ADCR_MASK);
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER1, val));
break;
case wm8960_input_single_ended_mic:
/* Only LMN1 enabled, LMICBOOST to 13db, LMIC2B enabled */
HPM_CHECK_RET(wm8960_read_reg(WM8960_POWER1, &val));
val |= (WM8960_POWER1_AINR_MASK | WM8960_POWER1_ADCR_MASK | WM8960_POWER1_MICB_MASK);
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER1, val));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RINPATH, 0x138));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RINVOL, 0x117));
break;
case wm8960_input_differential_mic_input2:
HPM_CHECK_RET(wm8960_read_reg(WM8960_POWER1, &val));
val |= (WM8960_POWER1_AINR_MASK | WM8960_POWER1_ADCR_MASK | WM8960_POWER1_MICB_MASK);
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER1, val));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RINPATH, 0x178));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RINVOL, 0x117));
break;
case wm8960_input_differential_mic_input3:
HPM_CHECK_RET(wm8960_read_reg(WM8960_POWER1, &val));
val |= (WM8960_POWER1_AINR_MASK | WM8960_POWER1_ADCR_MASK | WM8960_POWER1_MICB_MASK);
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER1, val));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RINPATH, 0x1B8));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RINVOL, 0x117));
break;
case wm8960_input_line_input2:
HPM_CHECK_RET(wm8960_read_reg(WM8960_POWER1, &val));
val |= (WM8960_POWER1_AINR_MASK | WM8960_POWER1_ADCR_MASK);
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER1, val));
HPM_CHECK_RET(wm8960_read_reg(WM8960_INBMIX2, &val));
val |= 0xEU;
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_INBMIX2, val));
break;
case wm8960_input_line_input3:
HPM_CHECK_RET(wm8960_read_reg(WM8960_POWER1, &val));
val |= (WM8960_POWER1_AINR_MASK | WM8960_POWER1_ADCR_MASK);
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_POWER1, val));
HPM_CHECK_RET(wm8960_read_reg(WM8960_INBMIX2, &val));
val |= 0x70U;
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_INBMIX2, val));
break;
default:
stat = status_invalid_argument;
break;
}
return stat;
}
hpm_stat_t wm8960_set_volume(wm8960_control_t *control, wm8960_module_t module, uint32_t volume)
{
uint16_t vol = 0;
hpm_stat_t stat = status_success;
switch (module) {
case wm8960_module_adc:
if (volume > 255U) {
stat = status_invalid_argument;
} else {
vol = (uint16_t)volume;
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LADC, vol));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RADC, vol));
/* Update volume */
vol = (uint16_t)(0x100U | volume);
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LADC, vol));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RADC, vol));
}
break;
case wm8960_module_dac:
if (volume > 255U) {
stat = status_invalid_argument;
} else {
vol = (uint16_t)volume;
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LDAC, vol));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RDAC, vol));
vol = 0x100U | (uint16_t)volume;
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LDAC, vol));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RDAC, vol));
}
break;
case wm8960_module_headphone:
if (volume > 0x7FU) {
stat = status_invalid_argument;
} else {
vol = (uint16_t)volume;
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LOUT1, vol));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_ROUT1, vol));
vol = 0x100U | (uint16_t)volume;
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LOUT1, vol));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_ROUT1, vol));
}
break;
case wm8960_module_ana_in:
if (volume > 0x3FU) {
stat = status_invalid_argument;
} else {
vol = (uint16_t)volume;
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LINVOL, vol));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RINVOL, vol));
vol = 0x100U | (uint16_t)volume;
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LINVOL, vol));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_RINVOL, vol));
}
break;
case wm8960_module_speaker:
if (volume > 0x7FU) {
stat = status_invalid_argument;
} else {
vol = (uint16_t)volume;
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LOUT2, vol));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_ROUT2, vol));
vol = 0x100U | (uint16_t)volume;
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_LOUT2, vol));
HPM_CHECK_RET(wm8960_write_reg(control, WM8960_ROUT2, vol));
}
break;
default:
stat = status_invalid_argument;
break;
}
return stat;
}
static bool wm8960_check_clock_tolerance(uint32_t source, uint32_t target)
{
uint32_t delta = (source >= target) ? (source - target) : (target - source);
if (delta * 100 <= HPM_WM8960_MCLK_TOLERANCE * target) {
return true;
}
return false;
}
hpm_stat_t wm8960_set_data_format(wm8960_control_t *control, uint32_t sysclk, uint32_t sample_rate, uint32_t bits)
{
hpm_stat_t stat = status_success;
uint16_t val = 0;
uint32_t ratio[7] = {256, 256 * 1.5, 256 * 2, 256 * 3, 256 * 4, 256 * 5.5, 256 * 6};
bool clock_meet_requirement = false;
if (sysclk / sample_rate > 256 * 6) {
sysclk = sysclk / 2;
val = WM8960_CLOCK1_SYSCLKDIV_SET(2U); /* SYSCLK Pre-divider */
}
for (uint8_t i = 0; i < 7; i++) {
if (wm8960_check_clock_tolerance(sysclk, sample_rate * ratio[i])) {
val |= ((i << WM8960_CLOCK1_ADCDIV_SHIFT) | (i << WM8960_CLOCK1_DACDIV_SHIFT));
clock_meet_requirement = true;
break;
}
}
if (!clock_meet_requirement) {
return status_invalid_argument;
}
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_CLOCK1, 0x1FEU, val));
/* set sample bit */
switch (bits) {
case 16:
stat = wm8960_modify_reg(control, WM8960_IFACE1, WM8960_IFACE1_WL_MASK, WM8960_IFACE1_WL_SET(0U));
break;
case 20:
stat = wm8960_modify_reg(control, WM8960_IFACE1, WM8960_IFACE1_WL_MASK, WM8960_IFACE1_WL_SET(1U));
break;
case 24:
stat = wm8960_modify_reg(control, WM8960_IFACE1, WM8960_IFACE1_WL_MASK, WM8960_IFACE1_WL_SET(2U));
break;
case 32:
stat = wm8960_modify_reg(control, WM8960_IFACE1, WM8960_IFACE1_WL_MASK, WM8960_IFACE1_WL_SET(3U));
break;
default:
stat = status_invalid_argument;
break;
}
return stat;
}
hpm_stat_t wm8960_config_input_to_output_mixer(wm8960_control_t *control, uint32_t play_source)
{
hpm_stat_t stat = status_success;
if ((play_source & (uint32_t)wm8960_play_source_input_mixer) != 0U) {
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_BYPASS1, 0x80U, 0x80U));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_BYPASS2, 0x80U, 0x80U));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_LOUTMIX, 0x180U, 0U));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_ROUTMIX, 0x180U, 0U));
}
if ((play_source & (uint32_t)wm8960_play_source_dac) != 0U) {
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_BYPASS1, 0x80U, 0x00U));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_BYPASS2, 0x80U, 0x00U));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_LOUTMIX, 0x180U, 0x100U));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_ROUTMIX, 0x180U, 0x100U));
}
if ((play_source & (uint32_t)wm8960_play_source_input3) != 0U) {
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_BYPASS1, 0x80U, 0x0U));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_BYPASS2, 0x80U, 0x0U));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_LOUTMIX, 0x180U, 0x80U));
HPM_CHECK_RET(wm8960_modify_reg(control, WM8960_ROUTMIX, 0x180U, 0x80U));
}
return stat;
}
hpm_stat_t wm8960_write_reg(wm8960_control_t *control, uint8_t reg, uint16_t val)
{
/* The first 7 bits (B15 to B9) are address bits that select which control register */
/* is accessed. The remaining 9 bits (B8 to B0) are data bits */
rt_size_t size;
rt_uint8_t data[2];
data[0] = (reg << 1) | (uint8_t)((val >> 8U) & 0x0001U);
data[1] = (uint8_t)(val & 0xFFU);
size = rt_i2c_master_send(control->i2c_bus, control->slave_address, RT_I2C_WR, data, 2U);
if (size != 2) {
return status_fail;
}
wm8960_reg_val[reg] = val;
return status_success;
}
hpm_stat_t wm8960_read_reg(uint8_t reg, uint16_t *val)
{
if (reg >= WM8960_REG_NUM) {
return status_invalid_argument;
}
*val = wm8960_reg_val[reg];
return status_success;
}
hpm_stat_t wm8960_modify_reg(wm8960_control_t *control, uint8_t reg, uint16_t mask, uint16_t val)
{
hpm_stat_t stat = 0;
uint16_t reg_val;
/* Read the register value out */
stat = wm8960_read_reg(reg, ®_val);
if (stat != status_success) {
return status_fail;
}
/* Modify the value */
reg_val &= (uint16_t)~mask;
reg_val |= val;
/* Write the data to register */
stat = wm8960_write_reg(control, reg, reg_val);
if (stat != status_success) {
return status_fail;
}
return status_success;
}
|
