blob: 75cafac484c7209ee3aa1c15b122be8f09c3148f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
|
/*
* Copyright (c) 2006-2023, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Email Notes
* 2019-07-16 Kevin.Liu [email protected] First Release
* 2023-09-16 luhuadong [email protected] fix uart config
*/
#ifndef __BOARD_H__
#define __BOARD_H__
// <o> Internal SRAM memory size[Kbytes] <128-256>
// <i>Default: 256
#if defined(__SAME54N19A__) || defined(__ATSAME54N19A__)
#define SAME5x_SRAM_SIZE 192
#elif defined(__SAME54N20A__) || defined(__ATSAME54N20A__)
#define SAME5x_SRAM_SIZE 256
#elif defined(__SAME54P19A__) || defined(__ATSAME54P19A__)
#define SAME5x_SRAM_SIZE 192
#elif defined(__SAME54P20A__) || defined(__ATSAME54P20A__)
#define SAME5x_SRAM_SIZE 256
#elif defined(__SAME53J18A__) || defined(__ATSAME53J18A__)
#define SAME5x_SRAM_SIZE 128
#elif defined(__SAME53J19A__) || defined(__ATSAME53J19A__)
#define SAME5x_SRAM_SIZE 192
#elif defined(__SAME53J20A__) || defined(__ATSAME53J20A__)
#define SAME5x_SRAM_SIZE 256
#elif defined(__SAME53N19A__) || defined(__ATSAME53N19A__)
#define SAME5x_SRAM_SIZE 192
#elif defined(__SAME53N20A__) || defined(__ATSAME53N20A__)
#define SAME5x_SRAM_SIZE 256
#elif defined(__SAME51J18A__) || defined(__ATSAME51J18A__)
#define SAME5x_SRAM_SIZE 128
#elif defined(__SAME51J19A__) || defined(__ATSAME51J19A__)
#define SAME5x_SRAM_SIZE 192
#elif defined(__SAME51J20A__) || defined(__ATSAME51J20A__)
#define SAME5x_SRAM_SIZE 256
#elif defined(__SAME51N19A__) || defined(__ATSAME51N19A__)
#define SAME5x_SRAM_SIZE 192
#elif defined(__SAME51N20A__) || defined(__ATSAME51N20A__)
#define SAME5x_SRAM_SIZE 256
#elif defined(__SAMD51J18A__) || defined(__ATSAMD51J18A__)
#define SAME5x_SRAM_SIZE 128
#elif defined(__SAMD51J19A__) || defined(__ATSAMD51J19A__)
#define SAME5x_SRAM_SIZE 192
#elif defined(__SAMD51J20A__) || defined(__ATSAMD51J20A__)
#define SAME5x_SRAM_SIZE 256
#elif defined(__SAMD51N19A__) || defined(__ATSAMD51N19A__)
#define SAME5x_SRAM_SIZE 192
#elif defined(__SAMD51N20A__) || defined(__ATSAMD51N20A__)
#define SAME5x_SRAM_SIZE 256
#elif defined(__SAMD51P19A__) || defined(__ATSAMD51P19A__)
#define SAME5x_SRAM_SIZE 192
#elif defined(__SAMD51P20A__) || defined(__ATSAMD51P20A__)
#define SAME5x_SRAM_SIZE 256
#else
#error Board does not support the specified device.
#endif
#define SAME5x_SRAM_END (0x20000000 + SAME5x_SRAM_SIZE * 1024)
#if defined(__ARMCC_VERSION)
extern int Image$$RW_IRAM1$$ZI$$Limit;
#define HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit)
#elif __ICCARM__
#pragma section="HEAP"
#define HEAP_BEGIN (__segment_begin("HEAP"))
#define HEAP_END (__segment_end("HEAP"))
#else
extern int __bss_end;
#define HEAP_BEGIN (&__bss_end)
#define HEAP_END SAME5x_SRAM_END
#endif
#ifdef RT_USING_SERIAL
#include "hpl_sercom_config.h"
#define DEFAULT_USART_BAUD_RATE CONF_SERCOM_2_USART_BAUD
#endif
void rt_hw_board_init(void);
#endif
|
