1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
|
/*
* Copyright (c) 2006-2022, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2022-10-19 Nations first version
*/
#include "drv_hwtimer.h"
#ifdef RT_USING_HWTIMER
#if defined(BSP_USING_HWTIMER1) || defined(BSP_USING_HWTIMER2) || defined(BSP_USING_HWTIMER3) || \
defined(BSP_USING_HWTIMER4) || defined(BSP_USING_HWTIMER5) || defined(BSP_USING_HWTIMER6) || \
defined(BSP_USING_HWTIMER7) || defined(BSP_USING_HWTIMER8) || defined(BSP_USING_HWTIMER9)
static struct n32_hwtimer_config hwtimer_config[] =
{
#ifdef BSP_USING_HWTIMER1
{
"timer1",
TIM1,
TIM1_UP_IRQn,
},
#endif
#ifdef BSP_USING_HWTIMER2
{
"timer2",
TIM2,
TIM2_IRQn,
},
#endif
#ifdef BSP_USING_HWTIMER3
{
"timer3",
TIM3,
TIM3_IRQn,
},
#endif
#ifdef BSP_USING_HWTIMER4
{
"timer4",
TIM4,
TIM4_IRQn,
},
#endif
#ifdef BSP_USING_HWTIMER5
{
"timer5",
TIM5,
TIM5_IRQn,
},
#endif
#ifdef BSP_USING_HWTIMER6
{
"timer6",
TIM6,
TIM6_IRQn,
},
#endif
#ifdef BSP_USING_HWTIMER7
{
"timer7",
TIM7,
TIM7_IRQn,
},
#endif
#ifdef BSP_USING_HWTIMER8
{
"timer8",
TIM8,
TIM8_UP_IRQn,
},
#endif
#ifdef BSP_USING_HWTIMER9
{
"timer9",
TIM9,
TIM9_IRQn,
},
#endif
};
uint8_t tim1_count = 0, tim2_count = 0, tim3_count = 0, tim4_count = 0,tim5_count = 0, tim6_count = 0, tim7_count = 0, tim8_count = 0;
#if defined(SOC_N32L43X) || defined(SOC_N32L40X) || defined(SOC_N32G43X)
uint8_t tim9_count = 0;
#endif
static void caculate_tim_count()
{
uint8_t count = 0;
#ifdef BSP_USING_HWTIMER1
tim1_count = count;
count++;
#endif
#ifdef BSP_USING_HWTIMER2
tim2_count = count;
count++;
#endif
#ifdef BSP_USING_HWTIMER3
tim3_count = count;
count++;
#endif
#ifdef BSP_USING_HWTIMER4
tim4_count = count;
count++;
#endif
#ifdef BSP_USING_HWTIMER5
tim5_count = count;
count++;
#endif
#ifdef BSP_USING_HWTIMER6
tim6_count = count;
count++;
#endif
#ifdef BSP_USING_HWTIMER7
tim7_count = count;
count++;
#endif
#ifdef BSP_USING_HWTIMER8
tim8_count = count;
count++;
#endif
#ifdef BSP_USING_HWTIMER9
tim9_count = count;
count++;
#endif
}
#define BITS(start, end) ((0xFFFFFFFFUL << (start)) & (0xFFFFFFFFUL >> (31U - (uint32_t)(end))))
#define GET_BITS(regval, start, end) (((regval) & BITS((start),(end))) >> (start))
static struct n32_hwtimer hwtimer_obj[sizeof(hwtimer_config) / sizeof(hwtimer_config[0])] = {0};
static rt_err_t n32_hwtimer_control(rt_hwtimer_t *timer, rt_uint32_t cmd, void *args)
{
rt_err_t err = RT_EOK;
struct n32_hwtimer_config *config;
RCC_ClocksType RCC_ClockFreq;
RT_ASSERT(timer != RT_NULL);
config = (struct n32_hwtimer_config *)timer->parent.user_data;
RCC_GetClocksFreqValue(&RCC_ClockFreq);
switch (cmd)
{
case HWTIMER_CTRL_FREQ_SET:
{
uint32_t clk;
uint8_t clkpre;
uint32_t pre;
if (config->timer_periph != TIM1 && config->timer_periph != TIM8)
{
clk = RCC_ClockFreq.Pclk1Freq;
clkpre = GET_BITS(RCC->CFG, 8, 10);
}
else
{
clk = RCC_ClockFreq.Pclk2Freq;
clkpre = GET_BITS(RCC->CFG, 11, 13);
}
if (clkpre >= 4)
{
clk = clk * 2;
}
pre = (clk / * ((uint32_t *)args)) - 1;
TIM_ConfigPrescaler(config->timer_periph, pre, TIM_PSC_RELOAD_MODE_IMMEDIATE);
config->timer_periph->EVTGEN |= TIM_EVTGEN_UDGN;
}
break;
case HWTIMER_CTRL_STOP:
TIM_Enable(config->timer_periph, DISABLE);
break;
default:
err = -RT_ENOSYS;
break;
}
return err;
}
static rt_uint32_t n32_hwtimer_count_get(rt_hwtimer_t *timer)
{
rt_uint32_t CurrentTimer_Count;
struct n32_hwtimer_config *config;
RT_ASSERT(timer != RT_NULL);
config = (struct n32_hwtimer_config *)timer->parent.user_data;
CurrentTimer_Count = TIM_GetCnt(config->timer_periph);
return CurrentTimer_Count;
}
/**
* @brief Configures the NVIC for TIM.
*/
void TIM_NVIC_Config(IRQn_Type IRQn, uint8_t PreemptionPriority, uint8_t SubPriority,FunctionalState cmd)
{
NVIC_InitType NVIC_InitStructure;
NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
NVIC_InitStructure.NVIC_IRQChannel = IRQn;
NVIC_InitStructure.NVIC_IRQChannelCmd = cmd;
if (cmd)
{
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = PreemptionPriority;
NVIC_InitStructure.NVIC_IRQChannelSubPriority = SubPriority;
}
NVIC_Init(&NVIC_InitStructure);
}
static void n32_hwtimer_init(rt_hwtimer_t *timer, rt_uint32_t state)
{
struct n32_hwtimer_config *config;
TIM_TimeBaseInitType TIM_TimeBaseStructure;
RCC_ClocksType RCC_ClockFreq;
RT_ASSERT(timer != RT_NULL);
config = (struct n32_hwtimer_config *)timer->parent.user_data;
if (state == 1)
{
uint32_t clk;
uint8_t clkpre;
uint32_t pre;
RCC_GetClocksFreqValue(&RCC_ClockFreq);
TIM_DeInit(config->timer_periph);
if (config->timer_periph != TIM1 && config->timer_periph != TIM8)
{
clk = RCC_ClockFreq.Pclk1Freq;
clkpre = GET_BITS(RCC->CFG, 8, 10);
}
else
{
clk = RCC_ClockFreq.Pclk2Freq;
clkpre = GET_BITS(RCC->CFG, 11, 13);
}
if (clkpre >= 4)
{
clk = clk * 2;
}
pre = (clk / 10000) - 1;
/* Time Base configuration */
TIM_TimeBaseStructure.Prescaler = pre;
TIM_TimeBaseStructure.CntMode = TIM_CNT_MODE_UP;
TIM_TimeBaseStructure.Period = 10000 - 1;
TIM_TimeBaseStructure.ClkDiv = TIM_CLK_DIV1;
TIM_TimeBaseStructure.RepetCnt = 0;
if (timer->info->cntmode == HWTIMER_CNTMODE_UP)
{
TIM_TimeBaseStructure.CntMode = TIM_CNT_MODE_UP;
}
else
{
TIM_TimeBaseStructure.CntMode = TIM_CNT_MODE_DOWN;
}
TIM_InitTimeBase(config->timer_periph, &TIM_TimeBaseStructure);
/* set the TIMx priority */
TIM_NVIC_Config(config->irqn, 3, 0, ENABLE);
/* clear update flag */
TIM_ClearFlag(config->timer_periph, TIM_FLAG_UPDATE);
}
else
{
TIM_Enable(config->timer_periph, DISABLE);
TIM_ConfigInt(config->timer_periph, TIM_INT_UPDATE, ENABLE);
TIM_NVIC_Config(config->irqn, 3, 0, DISABLE);
}
}
static rt_err_t n32_hwtimer_start(rt_hwtimer_t *timer, rt_uint32_t cnt, rt_hwtimer_mode_t mode)
{
struct n32_hwtimer_config *config;
RT_ASSERT(timer != RT_NULL);
config = (struct n32_hwtimer_config *)timer->parent.user_data;
/* set tim cnt */
TIM_SetCnt(config->timer_periph, 0);
/* set tim arr */
TIM_SetAutoReload(config->timer_periph, cnt - 1);
if (mode == HWTIMER_MODE_ONESHOT)
{
TIM_SelectOnePulseMode(config->timer_periph, TIM_OPMODE_SINGLE);
}
else
{
TIM_SelectOnePulseMode(config->timer_periph, TIM_OPMODE_REPET);
}
/* start timer */
TIM_ConfigInt(config->timer_periph, TIM_INT_UPDATE, ENABLE);
/* TIM counter enable */
TIM_Enable(config->timer_periph, ENABLE);
TIM_NVIC_Config(config->irqn, 3, 0, ENABLE);
return RT_EOK;
}
static void n32_hwtimer_stop(rt_hwtimer_t *timer)
{
struct n32_hwtimer_config *config;
RT_ASSERT(timer != RT_NULL);
config = (struct n32_hwtimer_config *)timer->parent.user_data;
TIM_Enable(config->timer_periph, DISABLE);
TIM_NVIC_Config(config->irqn, 3, 0, DISABLE);
}
static const struct rt_hwtimer_ops n32_hwtimer_ops =
{
.init = n32_hwtimer_init,
.start = n32_hwtimer_start,
.stop = n32_hwtimer_stop,
.count_get = n32_hwtimer_count_get,
.control = n32_hwtimer_control,
};
static const struct rt_hwtimer_info n32_hwtimer_info =
{
1000000, /* the maximum count frequency can be set */
2000, /* the minimum count frequency can be set */
0xFFFF,
HWTIMER_CNTMODE_UP,
};
/**
* @brief This function handles TIM interrupts requests.
* @param htim TIM handle
* @retval None
*/
void TIM_IRQHandler(TIM_Module* timer_periph)
{
/* Capture compare 1 event */
if (TIM_GetFlagStatus(timer_periph, TIM_FLAG_CC1) != RESET)
{
if (TIM_GetIntStatus(timer_periph, TIM_INT_CC1) !=RESET)
{
TIM_ClrIntPendingBit(timer_periph, TIM_INT_CC1);
}
}
/* Capture compare 2 event */
if (TIM_GetFlagStatus(timer_periph, TIM_FLAG_CC2) != RESET)
{
if (TIM_GetIntStatus(timer_periph, TIM_INT_CC2) !=RESET)
{
TIM_ClrIntPendingBit(timer_periph, TIM_INT_CC2);
}
}
/* Capture compare 3 event */
if (TIM_GetFlagStatus(timer_periph, TIM_FLAG_CC3) != RESET)
{
if (TIM_GetIntStatus(timer_periph, TIM_INT_CC3) !=RESET)
{
TIM_ClrIntPendingBit(timer_periph, TIM_INT_CC3);
}
}
/* Capture compare 4 event */
if (TIM_GetFlagStatus(timer_periph, TIM_FLAG_CC4) != RESET)
{
if (TIM_GetIntStatus(timer_periph, TIM_INT_CC4) !=RESET)
{
TIM_ClrIntPendingBit(timer_periph, TIM_INT_CC4);
}
}
/* TIM Update event */
if (TIM_GetFlagStatus(timer_periph, TIM_FLAG_UPDATE) != RESET)
{
if (TIM_GetIntStatus(timer_periph, TIM_INT_UPDATE) !=RESET)
{
TIM_ClrIntPendingBit(timer_periph, TIM_INT_UPDATE);
}
}
/* TIM Break input event */
if (TIM_GetFlagStatus(timer_periph, TIM_FLAG_BREAK) != RESET)
{
if (TIM_GetIntStatus(timer_periph, TIM_INT_BREAK) !=RESET)
{
TIM_ClrIntPendingBit(timer_periph, TIM_INT_BREAK);
}
}
/* TIM Trigger detection event */
if (TIM_GetFlagStatus(timer_periph, TIM_FLAG_TRIG) != RESET)
{
if (TIM_GetIntStatus(timer_periph, TIM_INT_TRIG) !=RESET)
{
TIM_ClrIntPendingBit(timer_periph, TIM_INT_TRIG);
}
}
/* TIM commutation event */
if (TIM_GetFlagStatus(timer_periph, TIM_FLAG_COM) != RESET)
{
if (TIM_GetIntStatus(timer_periph, TIM_INT_COM) !=RESET)
{
TIM_ClrIntPendingBit(timer_periph, TIM_INT_COM);
}
}
}
#ifdef BSP_USING_HWTIMER1
void TIM1_UP_IRQHandler(void)
{
/* enter interrupt */
rt_interrupt_enter();
TIM_ClrIntPendingBit(hwtimer_obj[tim1_count].config->timer_periph, TIM_INT_UPDATE);
rt_device_hwtimer_isr(&hwtimer_obj[tim1_count].time_device);
/* leave interrupt */
rt_interrupt_leave();
}
#endif
#ifdef BSP_USING_HWTIMER2
void TIM2_IRQHandler(void)
{
/* enter interrupt */
rt_interrupt_enter();
TIM_ClrIntPendingBit(hwtimer_obj[tim2_count].config->timer_periph, TIM_INT_UPDATE);
rt_device_hwtimer_isr(&hwtimer_obj[tim2_count].time_device);
/* leave interrupt */
rt_interrupt_leave();
}
#endif
#ifdef BSP_USING_HWTIMER3
void TIM3_IRQHandler(void)
{
/* enter interrupt */
rt_interrupt_enter();
TIM_ClrIntPendingBit(hwtimer_obj[tim3_count].config->timer_periph, TIM_INT_UPDATE);
rt_device_hwtimer_isr(&hwtimer_obj[tim3_count].time_device);
/* leave interrupt */
rt_interrupt_leave();
}
#endif
#ifdef BSP_USING_HWTIMER4
void TIM4_IRQHandler(void)
{
/* enter interrupt */
rt_interrupt_enter();
TIM_ClrIntPendingBit(hwtimer_obj[tim4_count].config->timer_periph, TIM_INT_UPDATE);
rt_device_hwtimer_isr(&hwtimer_obj[tim4_count].time_device);
/* leave interrupt */
rt_interrupt_leave();
}
#endif
#ifdef BSP_USING_HWTIMER5
void TIM5_IRQHandler(void)
{
/* enter interrupt */
rt_interrupt_enter();
TIM_ClrIntPendingBit(hwtimer_obj[tim5_count].config->timer_periph, TIM_INT_UPDATE);
rt_device_hwtimer_isr(&hwtimer_obj[tim5_count].time_device);
/* leave interrupt */
rt_interrupt_leave();
}
#endif
#ifdef BSP_USING_HWTIMER6
void TIM6_IRQHandler(void)
{
/* enter interrupt */
rt_interrupt_enter();
TIM_ClrIntPendingBit(hwtimer_obj[tim6_count].config->timer_periph, TIM_INT_UPDATE);
rt_device_hwtimer_isr(&hwtimer_obj[tim6_count].time_device);
/* leave interrupt */
rt_interrupt_leave();
}
#endif
#ifdef BSP_USING_HWTIMER7
void TIM7_IRQHandler(void)
{
/* enter interrupt */
rt_interrupt_enter();
TIM_ClrIntPendingBit(hwtimer_obj[tim7_count].config->timer_periph, TIM_INT_UPDATE);
rt_device_hwtimer_isr(&hwtimer_obj[tim7_count].time_device);
/* leave interrupt */
rt_interrupt_leave();
}
#endif
#ifdef BSP_USING_HWTIMER8
void TIM8_UP_IRQHandler(void)
{
/* enter interrupt */
rt_interrupt_enter();
TIM_ClrIntPendingBit(hwtimer_obj[tim8_count].config->timer_periph, TIM_INT_UPDATE);
rt_device_hwtimer_isr(&hwtimer_obj[tim8_count].time_device);
/* leave interrupt */
rt_interrupt_leave();
}
#endif
#ifdef BSP_USING_HWTIMER9
void TIM9_IRQHandler(void)
{
/* enter interrupt */
rt_interrupt_enter();
TIM_ClrIntPendingBit(hwtimer_obj[tim9_count].config->timer_periph, TIM_INT_UPDATE);
rt_device_hwtimer_isr(&hwtimer_obj[tim9_count].time_device);
/* leave interrupt */
rt_interrupt_leave();
}
#endif
int rt_hwtimer_init(void)
{
int i = 0;
int result = RT_EOK;
#ifdef BSP_USING_HWTIMER1
RCC_EnableAPB2PeriphClk(RCC_APB2_PERIPH_TIM1, ENABLE);
#endif
#ifdef BSP_USING_HWTIMER2
RCC_EnableAPB1PeriphClk(RCC_APB1_PERIPH_TIM2, ENABLE);
#endif
#ifdef BSP_USING_HWTIMER3
RCC_EnableAPB1PeriphClk(RCC_APB1_PERIPH_TIM3, ENABLE);
#endif
#ifdef BSP_USING_HWTIMER4
RCC_EnableAPB1PeriphClk(RCC_APB1_PERIPH_TIM4, ENABLE);
#endif
#ifdef BSP_USING_HWTIMER5
RCC_EnableAPB1PeriphClk(RCC_APB1_PERIPH_TIM5, ENABLE);
#endif
#ifdef BSP_USING_HWTIMER6
RCC_EnableAPB1PeriphClk(RCC_APB1_PERIPH_TIM6, ENABLE);
#endif
#ifdef BSP_USING_HWTIMER7
RCC_EnableAPB1PeriphClk(RCC_APB1_PERIPH_TIM7, ENABLE);
#endif
#ifdef BSP_USING_HWTIMER8
RCC_EnableAPB2PeriphClk(RCC_APB2_PERIPH_TIM8, ENABLE);
#endif
#ifdef BSP_USING_HWTIMER9
RCC_EnableAPB1PeriphClk(RCC_APB1_PERIPH_TIM9, ENABLE);
#endif
caculate_tim_count();
for (i = 0; i < sizeof(hwtimer_obj) / sizeof(hwtimer_obj[0]); i++)
{
hwtimer_obj[i].time_device.info = &n32_hwtimer_info;
hwtimer_obj[i].time_device.ops = &n32_hwtimer_ops;
hwtimer_obj[i].config = &hwtimer_config[i];
rt_device_hwtimer_register(&hwtimer_obj[i].time_device, \
hwtimer_obj[i].config->name, hwtimer_obj[i].config);
}
return result;
}
INIT_DEVICE_EXPORT(rt_hwtimer_init);
#endif /* defined(BSP_USING_HWTIMERx) */
#endif /* RT_USING_HWTIMER */
|
