blob: 17b17e7977064e9087003969323ea4911e752eef (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
|
/******************************************************************************
*
* NOTE:ϵͳ��ʹ�õ�һЩ�궨�壬�Լ�ʱ��ģʽ��ѡ��
******************************************************************************/
#ifndef _NVxx_CONFIG_H_
#define _NVxx_CONFIG_H_
#include <stdint.h>
#define CPU_NV32
#define TEST
//#define TRIM_IRC /*!< �Ƿ�ʹ�ö����TRIMֵ��У�ڲ�IRC����ע����ʹ�ó���У��TRIMֵ����У��37.5K--48M */
//#define SPI0_PINREMAP /*!< SPI0�Ĺܽ�ӳ�䶨�� */
//#define ENABLE_WDOG /*!< ʹ�ܿ��Ź� */
//#define DISABLE_NMI /*!< ����NMI��������� */
/*! �����Ƿ��ӡϵͳ��Ϣ */
//#define PRINT_SYS_LOG
#if !defined(BOOT_LOADER)
#endif
//#define OUTPUT_BUSCLK /*!< �����Ƿ����ϵͳʱ�ӣ��������ΪPH2 */
#define ICS_TRIM_VALUE 0x2c
/*! ����ʱ�ӵ�ʱ��ģʽ�Լ�Ƶ��
*/
//#define USE_FEE /*!< ʹ���ⲿʱ��FEEģʽ */
//#define USE_FEE_OSC /*!< ʹ���ⲿʱ������OSCģʽ */
#define USE_FEI /*!< ʹ��ϵͳ�ڲ�ʱ��IRC */
// #define USE_FBELP
//#define USE_FBE_OSC
/*! �����ⲿ����Ƶ��. */
//#define EXT_CLK_FREQ_KHZ 32 /* in KHz */
//#define EXT_CLK_FREQ_KHZ 4000 /* in KHz */
//#define EXT_CLK_FREQ_KHZ 4000 /* in KHz */
//#define EXT_CLK_FREQ_KHZ 1000 /* in KHz */
#define EXT_CLK_FREQ_KHZ 10000 /* in KHz */
/*! ������ʹ�õ�UART�� */
#define TERM_PORT UART1 /*!< ����ʹ��UART1�ڣ���������Ĭ��ʹ��UART1�� */
/* ��������ʱ����Ƶ */
#if defined(USE_FEI)
#define BUS_CLK_HZ 40000000L
#elif (EXT_CLK_FREQ_KHZ == 10000)
#define BUS_CLK_HZ 50000000L
#elif (EXT_CLK_FREQ_KHZ == 12000)
#define BUS_CLK_HZ 30000000L
#elif (EXT_CLK_FREQ_KHZ == 8000)
#define BUS_CLK_HZ 24000000L
#elif (EXT_CLK_FREQ_KHZ == 4000)
#define BUS_CLK_HZ 40000000L
#elif (EXT_CLK_FREQ_KHZ == 32)
#define BUS_CLK_HZ 16777216L
#else
#define BUS_CLK_HZ 60000000L
#endif
/*! define UART baud rate */
#define UART_PRINT_BITRATE 115200 /*! UART������ */
#endif /* NVxx_CONFIG_H_ */
|
