1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
|
/******************************************************************************
*
* @brief header file for ADC module utilities (ADC).
*
*******************************************************************************
*
* provide APIs for accessing ADC module (ADC)
******************************************************************************/
#ifndef ADC_H_
#define ADC_H_
#ifdef __cplusplus
extern "C" {
#endif
/******************************************************************************
* Macros
******************************************************************************/
/******************************************************************************
*define ADC refernce voltage
*
*//*! @addtogroup adc_ref_list
* @{
*******************************************************************************/
#define ADC_VREF_VREFH 0x00 /*!< ADC reference voltage is VREFH*/
#define ADC_VREF_VDDA 0x01 /*!< ADC reference voltage is VDDA*/
/*! @} End of adc_ref_list */
/******************************************************************************
* define ADC clock source
*
*//*! @addtogroup adc_clock_source_list
* @{
*******************************************************************************/
#define CLOCK_SOURCE_BUS_CLOCK 0x00 /*!< ADC clock source is bus clock*/
#define CLOCK_SOURCE_BUS_CLOCK_DIVIDE_2 0x01 /*!< ADC clock source is bus clock devided by 2*/
#define CLOCK_SOURCE_ALTCLK 0x02 /*!< ADC clock source is alternative clcok*/
#define CLOCK_SOURCE_ADACK 0x03 /*!< ADC clock source is asynchronous clock*/
/*! @} End of adc_clock_source_list */
/******************************************************************************
* define ADC divider
*
*//*! @addtogroup adc_clock_divider_list
* @{
*******************************************************************************/
#define ADC_ADIV_DIVIDE_1 0x00 /*!< ADC clock divide by 1*/
#define ADC_ADIV_DIVIDE_2 0x01 /*!< ADC clock divide by 2*/
#define ADC_ADIV_DIVIDE_4 0x02 /*!< ADC clock divide by 4*/
#define ADC_ADIV_DIVIDE_8 0x03 /*!< ADC clock divide by 8*/
/*! @} End of adc_clock_divider_list */
/******************************************************************************
* define ADC mode
*
*//*! @addtogroup adc_mode_list
* @{
*******************************************************************************/
#define ADC_MODE_8BIT 0x00 /*!< ADC 8bit mode*/
#define ADC_MODE_10BIT 0x01 /*!< ADC 10bit mode*/
#define ADC_MODE_12BIT 0x02 /*!< ADC 12bit mode */
/*! @} End of adc_mode_list */
/******************************************************************************
* define ADC channel
*
*//*! @addtogroup adc_channel_list
* @{
*******************************************************************************/
#define ADC_CHANNEL_AD0 0x0 /*!< ADC input channel 0 */
#define ADC_CHANNEL_AD1 0x1 /*!< ADC input channel 1 */
#define ADC_CHANNEL_AD2 0x2 /*!< ADC input channel 2 */
#define ADC_CHANNEL_AD3 0x3 /*!< ADC input channel 3 */
#define ADC_CHANNEL_AD4 0x4 /*!< ADC input channel 4 */
#define ADC_CHANNEL_AD5 0x5 /*!< ADC input channel 5 */
#define ADC_CHANNEL_AD6 0x6 /*!< ADC input channel 6 */
#define ADC_CHANNEL_AD7 0x7 /*!< ADC input channel 7 */
#define ADC_CHANNEL_AD8 0x8 /*!< ADC input channel 8 */
#define ADC_CHANNEL_AD9 0x9 /*!< ADC input channel 9 */
#define ADC_CHANNEL_AD10 0xa /*!< ADC input channel 10 */
#define ADC_CHANNEL_AD11 0xb /*!< ADC input channel 11 */
#define ADC_CHANNEL_AD12 0xc /*!< ADC input channel 12 */
#define ADC_CHANNEL_AD13 0xd /*!< ADC input channel 13 */
#define ADC_CHANNEL_AD14 0xe /*!< ADC input channel 14 */
#define ADC_CHANNEL_AD15 0xf /*!< ADC input channel 15 */
#define ADC_CHANNEL_AD18_VSS 0x12 /*!< ADC input channel VSS */
#define ADC_CHANNEL_AD22_TEMPSENSOR 0x16 /*!< ADC input channel internal temperature sensor */
#define ADC_CHANNEL_AD23_BANDGAP 0x17 /*!< ADC input channel bandgap */
#define ADC_CHANNEL_AD29_VREFH 0x1D /*!< ADC input channel Vrefh */
#define ADC_CHANNEL_AD30_VREFL 0x1E /*!< ADC input channel Vrefl */
#define ADC_CHANNEL_DISABLE 0x1F /*!< ADC disable */
/*! @} End of adc_channel_list */
/******************************************************************************
* define ADC FIFO_LEVEL
*
*//*! @addtogroup adc_fifo_level_list
* @{
*******************************************************************************/
#define ADC_FIFO_DISABLE 0 /*!< FIFO Level 0 */
#define ADC_FIFO_LEVEL2 1 /*!< FIFO Level 1 */
#define ADC_FIFO_LEVEL3 2 /*!< FIFO Level 2 */
#define ADC_FIFO_LEVEL4 3 /*!< FIFO Level 3 */
#define ADC_FIFO_LEVEL5 4 /*!< FIFO Level 4 */
#define ADC_FIFO_LEVEL6 5 /*!< FIFO Level 5 */
#define ADC_FIFO_LEVEL7 6 /*!< FIFO Level 6 */
#define ADC_FIFO_LEVEL8 7 /*!< FIFO Level 7 */
/*! @} End of adc_fifo_level_list */
/******************************************************************************
* define ADC trigger source
*
*//*! @addtogroup adc_trigger_list
* @{
*******************************************************************************/
#define ADC_HARDWARE_TRIGGER 0x01 /*!< hardware trigger */
#define ADC_SOFTWARE_TRIGGER 0x00 /*!< software trigger */
#define ADC_TRIGGER_RTC 0x00 /*!< RTC act as trigger source */
#define ADC_TRIGGER_PIT 0x01 /*!< PIT act as trigger source */
#define ADC_TRIGGER_ETM2INIT 0x10 /*!< ETM2 initialization act as trigger source */
#define ADC_TRIGGER_ETM2MATCH 0x11 /*!< ETM2 match interrupt act as trigger source */
/*! @} End of adc_trigger_list */
#define ADC_COMPARE_LESS 0x00
#define ADC_COMPARE_GREATER 0x01
/******************************************************************************
* define ADC call back
*
*//*! @addtogroup adc_callback
* @{
*******************************************************************************/
typedef void (*ADC_CallbackType)(void); /*!< ADC call back function */
/*! @} End of adc_callback */
/******************************************************************************
*
*
*//*! @addtogroup adc_setting_type
* @{
*******************************************************************************/
/*!
* @brief ADC setting type.
*
*/
typedef struct
{
uint16_t bIntEn :1; /*!< 1: Interrupt Enable, 0: Interrupt disable */
uint16_t bContinuousEn :1; /*!< 1: Continuous Conversion Enable, 0: Continuous Conversion disable */
uint16_t bHardwareTriggerEn :1; /*!< 1: hardware trigger, 0: software trigger */
uint16_t bCompareEn :1; /*!< 1: compare mode Enable, 0: compare mode disable */
uint16_t bCompareGreaterEn :1; /*!< 1: Compare greater mode, 0: compare less than mode */
uint16_t bLowPowerEn :1; /*!< 1: Low power mode, 0: high speed mode */
uint16_t bLongSampleEn :1; /*!< 1: long sample mode, 0: short sample mode */
uint16_t bFiFoScanModeEn :1; /*!< 1: FIFO scan mode enable, 0: FIFO scan mode disable */
uint16_t bCompareAndEn :1; /*!< 1: Compare and logic, 0: Compare and logic */
#ifdef CPU_NV32
uint16_t bReverse :7;
#else
uint16_t bHTRGMEn :1; /*!< one hardware trigger pulse trigger multiple conversions in fifo mode */
uint16_t bHTRGMASKEn :1; /*!< Hardware trigger mask enable. */
uint16_t bHTRGMASKSEL :1; /*!< This field selects hardware trigger mask mode. */
uint16_t Reserve :4;
#endif
}ADC_SettingType;
/*! @} End of adc_setting_type */
/******************************************************************************
*
*
*//*! @addtogroup adc_config_type
* @{
*******************************************************************************/
/*!
* @brief ADC configure type.
*
*/
typedef struct
{
ADC_SettingType sSetting; /*!< ADC setting structure*/
uint16_t u16PinControl; /*!< pin control */
uint8_t u8ClockSource; /*!< clock source selection */
uint8_t u8ClockDiv; /*!< set clock divider */
uint8_t u8Mode; /*!< set clcok mode(8/10/12 bit mode) */
uint8_t u8FiFoLevel; /*!< set FIFO level */
}ADC_ConfigType,*ADC_ConfigTypePtr;
/*! @} End of adc_config_type */
/******************************************************************************
* define ADC APIs
*
*//*! @addtogroup adc_api_list
* @{
*******************************************************************************/
/*****************************************************************************//*!
*
* @brief enable ADC interrupt.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_IntEnable( ADC_Type *pADC )
{
pADC->SC1 |= ADC_SC1_AIEN_MASK;
}
/*****************************************************************************//*!
*
* @brief disable ADC interrupt.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_IntDisable( ADC_Type *pADC )
{
pADC->SC1 &= ~ADC_SC1_AIEN_MASK;
}
/*****************************************************************************//*!
*
* @brief enable ADC continuous conversion.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_ContinuousConversion( ADC_Type *pADC )
{
pADC->SC1 |= ADC_SC1_ADCO_MASK;
}
/*****************************************************************************//*!
*
* @brief enable ADC single conversion
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_SingleConversion( ADC_Type *pADC )
{
pADC->SC1 &= ~ADC_SC1_ADCO_MASK;
}
/*****************************************************************************//*!
*
* @brief set the ADC to hardware trigger.
*
* @param[in] pADC point to ADC module type.
*
* @return none.
*
* @ Pass/ Fail criteria: none.
*****************************************************************************/
__STATIC_INLINE void ADC_SetHardwareTrigger( ADC_Type *pADC )
{
pADC->SC2 |= ADC_SC2_ADTRG_MASK;
}
/*****************************************************************************//*!
*
* @brief set the ADC to software trigger.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_SetSoftwareTrigger( ADC_Type *pADC )
{
pADC->SC2 &= ~ADC_SC2_ADTRG_MASK;
}
/*****************************************************************************//*!
*
* @brief enable ADC compare function.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_CompareEnable( ADC_Type *pADC )
{
pADC->SC2 |= ADC_SC2_ACFE_MASK;
}
/*****************************************************************************//*!
*
* @brief disable ADC compare function.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_CompareDisable( ADC_Type *pADC )
{
pADC->SC2 &= ~ADC_SC2_ACFE_MASK;
}
/*****************************************************************************//*!
*
* @brief enable ADC compare greater function.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_CompareGreaterFunction( ADC_Type *pADC )
{
pADC->SC2 |= ADC_SC2_ACFGT_MASK;
}
/*****************************************************************************//*!
*
* @brief enable ADC compare less function.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_CompareLessFunction( ADC_Type *pADC )
{
pADC->SC2 &= ~ADC_SC2_ACFGT_MASK;
}
/*****************************************************************************//*!
*
* @brief set ADC to low power configuration.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_SetLowPower( ADC_Type *pADC )
{
pADC->SC3 |= ADC_SC3_ADLPC_MASK;
}
/*****************************************************************************//*!
*
* @brief set ADC to high speed configuration.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_SetHighSpeed( ADC_Type *pADC )
{
pADC->SC3 &= ~ADC_SC3_ADLPC_MASK;
}
/*****************************************************************************//*!
*
* @brief Long Sample ETMe Configuration.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_SetLongSample( ADC_Type *pADC )
{
pADC->SC3 |= ADC_SC3_ADLSMP_MASK;
}
/*****************************************************************************//*!
*
* @brief Short Sample ETMe Configuration.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_SetShortSample( ADC_Type *pADC )
{
pADC->SC3 &= ~ADC_SC3_ADLSMP_MASK;
}
/*****************************************************************************//*!
*
* @brief FIFO scan mode enable.
*
* @param[in] pADC point to ADC module type.
*
* @return none.
*
* @ Pass/ Fail criteria: none.
*****************************************************************************/
__STATIC_INLINE void ADC_FifoScanModeEnable( ADC_Type *pADC )
{
pADC->SC4 |= ADC_SC4_ASCANE_MASK;
}
/*****************************************************************************//*!
*
* @brief FIFO scan mode disable.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_FifoScanModeDisable( ADC_Type *pADC )
{
pADC->SC4 &= ~ADC_SC4_ASCANE_MASK;
}
/*****************************************************************************//*!
*
* @brief OR all of compare trigger.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_CompareFifoOr( ADC_Type *pADC )
{
pADC->SC4 &= ~ADC_SC4_ACFSEL_MASK;
}
/*****************************************************************************//*!
*
* @brief And all of compare trigger.
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_CompareFifoAnd( ADC_Type *pADC )
{
pADC->SC4 |= ADC_SC4_ACFSEL_MASK;
}
/*****************************************************************************//*!
*
* @brief read ADC result register.
*
* @param[in] pADC point to ADC module type.
*
* @return ADC result value.
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE uint16_t ADC_ReadResultReg( ADC_Type *pADC )
{
return (uint16_t)pADC->R;
}
/*****************************************************************************//*!
*
* @brief set ADC compare value.
*
* @param[in] pADC point to ADC module type.
* @param[in] u16Compare compare value.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_SetCompareValue( ADC_Type *pADC, uint16_t u16Compare )
{
pADC->CV = u16Compare;
}
/*****************************************************************************//*!
*
* @brief ADC pin control enable.
*
* @param[in] pADC point to ADC module type.
* @param[in] u16PinNumber enable ADC function to specified pin number.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_PinControlEnable( ADC_Type *pADC, uint16_t u16PinNumber)
{
ASSERT((u16PinNumber<16));
pADC->APCTL1 &= ~(0x01<<u16PinNumber);
}
/*****************************************************************************//*!
*
* @brief ADC pin control disable.
*
* @param[in] pADC point to ADC module type.
* @param[in] u16PinNumber disable ADC function to specified pin number.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_PinControlDisable( ADC_Type *pADC, uint16_t u16PinNumber)
{
ASSERT((u16PinNumber<16));
pADC->APCTL1 |= (0x01<<u16PinNumber);
}
/*****************************************************************************//*!
*
* @brief check conversion active status
*
* @param[in] pADC point to ADC module type.
*
* @return TRUE or FALSE
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE uint8_t ADC_IsConversionActiveFlag( ADC_Type *pADC )
{
return(pADC->SC2 & ADC_SC2_ADACT_MASK);
}
/*****************************************************************************//*!
*
* @brief check COCO flag
*
* @param[in] pADC point to ADC module type.
*
* @return TRUE or FALSE
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE uint8_t ADC_IsCOCOFlag( ADC_Type *pADC )
{
return(pADC->SC1 & ADC_SC1_COCO_MASK);
}
/*****************************************************************************//*!
*
* @brief check Result FIFO empty
*
* @param[in] pADC point to ADC module type.
*
* @return TRUE or FALSE
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE uint8_t ADC_IsFIFOEmptyFlag( ADC_Type *pADC )
{
return(pADC->SC2 & ADC_SC2_FEMPTY_MASK);
}
/*****************************************************************************//*!
*
* @brief check Result FIFO full
*
* @param[in] pADC point to ADC module type.
*
* @return TRUE or FALSE
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE uint8_t ADC_IsFIFOFullFlag( ADC_Type *pADC )
{
return(pADC->SC2 & ADC_SC2_FFULL_MASK);
}
#ifndef CPU_NV32
/*****************************************************************************//*!
*
* @brief Hardware Trigger Multiple Conversion Enable
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_HardwareTriggerMultiple( ADC_Type *pADC )
{
pADC->SC4 |= ADC_SC4_HTRGME_MASK;
}
/*****************************************************************************//*!
*
* @brief Hardware Trigger Single Conversion
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_HardwareTriggerSingle( ADC_Type *pADC )
{
pADC->SC4 &= ~ADC_SC4_HTRGME_MASK;
}
/*****************************************************************************//*!
*
* @brief Hardware Trigger Mask Enable
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_HardwareTriggerMaskEnable( ADC_Type *pADC )
{
pADC->SC5 |= ADC_SC5_HTRGMASKE_MASK;
}
/*****************************************************************************//*!
*
* @brief Hardware Trigger Mask Disable
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_HardwareTriggerMaskDisable( ADC_Type *pADC )
{
pADC->SC5 &= ~ADC_SC5_HTRGMASKE_MASK;
}
/*****************************************************************************//*!
*
* @brief Hardware Trigger Mask Mode Select Automatic Mode
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_HardwareTriggerMaskAuto( ADC_Type *pADC )
{
pADC->SC5 |= ADC_SC5_HTRGMASKSEL_MASK;
}
/*****************************************************************************//*!
*
* @brief Hardware Trigger Mask Mode Select to be with HTRGMASKE
*
* @param[in] pADC point to ADC module type.
*
* @return none
*
* @ Pass/ Fail criteria: none
*****************************************************************************/
__STATIC_INLINE void ADC_HardwareTriggerMaskNonAuto( ADC_Type *pADC )
{
pADC->SC5 &= ~ADC_SC5_HTRGMASKSEL_MASK;
}
#endif
/******************************************************************************
* Global function
******************************************************************************/
void ADC_SetChannel( ADC_Type *pADC, uint8_t u8Channel );
void ADC_IntEnable( ADC_Type *pADC );
void ADC_IntDisable( ADC_Type *pADC );
void ADC_ContinuousConversion( ADC_Type *pADC );
void ADC_SingleConversion( ADC_Type *pADC );
void ADC_SetSoftwareTrigger( ADC_Type *pADC );
void ADC_SetHardwareTrigger( ADC_Type *pADC );
void ADC_VrefSelect( ADC_Type *pADC, uint8_t u8Vref );
void ADC_CompareEnable( ADC_Type *pADC );
void ADC_CompareDisable( ADC_Type *pADC );
void ADC_CompareGreaterFunction( ADC_Type *pADC );
void ADC_CompareLessFunction( ADC_Type *pADC );
void ADC_SetLowPower( ADC_Type *pADC );
void ADC_SetHighSpeed( ADC_Type *pADC );
void ADC_SelectClockDivide( ADC_Type *pADC, uint8_t u8Div);
void ADC_SetLongSample(ADC_Type *pADC);
void ADC_SetShortSample(ADC_Type *pADC);
void ADC_SetMode(ADC_Type *pADC, uint8_t u8Mode);
void ADC_SelectClock(ADC_Type *pADC, uint8_t u8Clock);
void ADC_FifoScanModeEnable(ADC_Type *pADC);
void ADC_FifoScanModeDisable(ADC_Type *pADC);
void ADC_CompareFifoOr(ADC_Type *pADC);
void ADC_CompareFifoAnd(ADC_Type *pADC);
void ADC_SetFifoLevel(ADC_Type *pADC, uint8_t u8FifoLevel);
uint16_t ADC_ReadResultReg(ADC_Type *pADC );
void ADC_SetCompareValue(ADC_Type *pADC, uint16_t u16Compare );
void ADC_PinControlEnable(ADC_Type *pADC, uint16_t u16PinNumber);
void ADC_PinControlDisable(ADC_Type *pADC, uint16_t u16PinNumber);
uint8_t ADC_IsConversionActiveFlag(ADC_Type *pADC);
uint8_t ADC_IsCOCOFlag(ADC_Type *pADC);
uint8_t ADC_IsFIFOEmptyFlag(ADC_Type *pADC);
uint8_t ADC_IsFIFOFullFlag(ADC_Type *pADC);
void ADC_HardwareTriggerMaskNonAuto(ADC_Type *pADC);
void ADC_HardwareTriggerMaskAuto(ADC_Type *pADC);
void ADC_HardwareTriggerMaskDisable( ADC_Type *pADC );
void ADC_HardwareTriggerMaskEnable( ADC_Type *pADC );
void ADC_HardwareTriggerSingle( ADC_Type *pADC );
void ADC_HardwareTriggerMultiple( ADC_Type *pADC );
unsigned int ADC_PollRead( ADC_Type *pADC, uint8_t u8Channel);
void ADC_SetCallBack(ADC_CallbackType pADC_CallBack);
void ADC_DeInit(ADC_Type *pADC);
void ADC_Init(ADC_Type *pADC, ADC_ConfigTypePtr pADC_Config);
/*! @} End of adc_api_list */
#ifdef __cplusplus
}
#endif
#endif /* ADC_H_ */
|
