1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
|
/*
* Copyright (c) 2006-2022, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2022-6-30 GuEe-GUI first version
*/
#include <rthw.h>
#include <rtthread.h>
#include <rtdevice.h>
#include <board.h>
#include "drv_gpio.h"
#ifdef BSP_USING_PIN
#define GPIODIR 0x400
#define GPIOIS 0x404
#define GPIOIBE 0x408
#define GPIOIEV 0x40c
#define GPIOIE 0x410
#define GPIORIS 0x414
#define GPIOMIS 0x418
#define GPIOIC 0x41c
#define BIT(x) (1UL << (x))
#define PL061_GPIO_NR 8
static struct pl061
{
#ifdef RT_USING_SMP
struct rt_spinlock spinlock;
#endif
void (*(hdr[PL061_GPIO_NR]))(void *args);
void *args[PL061_GPIO_NR];
} _pl061;
static rt_ubase_t pl061_gpio_base = PL061_GPIO_BASE;
rt_inline rt_uint8_t pl061_read8(rt_ubase_t offset)
{
return HWREG8(pl061_gpio_base + offset);
}
rt_inline void pl061_write8(rt_ubase_t offset, rt_uint8_t value)
{
HWREG8(pl061_gpio_base + offset) = value;
}
static void pl061_pin_mode(struct rt_device *device, rt_base_t pin, rt_uint8_t mode)
{
int value;
rt_uint8_t gpiodir;
#ifdef RT_USING_SMP
rt_base_t level;
#endif
if (pin < 0 || pin >= PL061_GPIO_NR)
{
return;
}
#ifdef RT_USING_SMP
level = rt_spin_lock_irqsave(&_pl061.spinlock);
#endif
switch (mode)
{
case PIN_MODE_OUTPUT:
value = !!pl061_read8((BIT(pin + 2)));
pl061_write8(BIT(pin + 2), 0 << pin);
gpiodir = pl061_read8(GPIODIR);
gpiodir |= BIT(pin);
pl061_write8(GPIODIR, gpiodir);
/*
* gpio value is set again, because pl061 doesn't allow to set value of
* a gpio pin before configuring it in OUT mode.
*/
pl061_write8((BIT(pin + 2)), value << pin);
break;
case PIN_MODE_INPUT:
gpiodir = pl061_read8(GPIODIR);
gpiodir &= ~(BIT(pin));
pl061_write8(GPIODIR, gpiodir);
break;
}
#ifdef RT_USING_SMP
rt_spin_unlock_irqrestore(&_pl061.spinlock, level);
#endif
}
static void pl061_pin_write(struct rt_device *device, rt_base_t pin, rt_uint8_t value)
{
pl061_write8(BIT(pin + 2), !!value << pin);
}
static rt_ssize_t pl061_pin_read(struct rt_device *device, rt_base_t pin)
{
return !!pl061_read8((BIT(pin + 2)));
}
static rt_err_t pl061_pin_attach_irq(struct rt_device *device, rt_base_t pin, rt_uint8_t mode, void (*hdr)(void *args), void *args)
{
rt_uint8_t gpiois, gpioibe, gpioiev;
rt_uint8_t bit = BIT(mode);
#ifdef RT_USING_SMP
rt_base_t level;
#endif
if (pin < 0 || pin >= PL061_GPIO_NR)
{
return -RT_EINVAL;
}
#ifdef RT_USING_SMP
level = rt_spin_lock_irqsave(&_pl061.spinlock);
#endif
gpioiev = pl061_read8(GPIOIEV);
gpiois = pl061_read8(GPIOIS);
gpioibe = pl061_read8(GPIOIBE);
if (mode == PIN_IRQ_MODE_HIGH_LEVEL || pin == PIN_IRQ_MODE_LOW_LEVEL)
{
rt_bool_t polarity = (mode == PIN_IRQ_MODE_HIGH_LEVEL);
/* Disable edge detection */
gpioibe &= ~bit;
/* Enable level detection */
gpiois |= bit;
/* Select polarity */
if (polarity)
{
gpioiev |= bit;
}
else
{
gpioiev &= ~bit;
}
}
else if (mode == PIN_IRQ_MODE_RISING_FALLING)
{
/* Disable level detection */
gpiois &= ~bit;
/* Select both edges, setting this makes GPIOEV be ignored */
gpioibe |= bit;
}
else if (mode == PIN_IRQ_MODE_RISING || mode == PIN_IRQ_MODE_FALLING)
{
rt_bool_t rising = (mode == PIN_IRQ_MODE_RISING);
/* Disable level detection */
gpiois &= ~bit;
/* Clear detection on both edges */
gpioibe &= ~bit;
/* Select edge */
if (rising)
{
gpioiev |= bit;
}
else
{
gpioiev &= ~bit;
}
}
else
{
/* No trigger: disable everything */
gpiois &= ~bit;
gpioibe &= ~bit;
gpioiev &= ~bit;
}
pl061_write8(GPIOIS, gpiois);
pl061_write8(GPIOIBE, gpioibe);
pl061_write8(GPIOIEV, gpioiev);
_pl061.hdr[pin] = hdr;
_pl061.args[pin] = args;
#ifdef RT_USING_SMP
rt_spin_unlock_irqrestore(&_pl061.spinlock, level);
#endif
return RT_EOK;
}
static rt_err_t pl061_pin_detach_irq(struct rt_device *device, rt_base_t pin)
{
if (pin < 0 || pin >= PL061_GPIO_NR)
{
return -RT_EINVAL;
}
_pl061.hdr[pin] = RT_NULL;
_pl061.args[pin] = RT_NULL;
return RT_EOK;
}
static rt_err_t pl061_pin_irq_enable(struct rt_device *device, rt_base_t pin, rt_uint8_t enabled)
{
rt_uint8_t mask = BIT(pin);
rt_uint8_t gpioie;
#ifdef RT_USING_SMP
rt_base_t level;
#endif
if (pin < 0 || pin >= PL061_GPIO_NR)
{
return -RT_EINVAL;
}
#ifdef RT_USING_SMP
level = rt_spin_lock_irqsave(&_pl061.spinlock);
#endif
if (enabled)
{
gpioie = pl061_read8(GPIOIE) | mask;
}
else
{
gpioie = pl061_read8(GPIOIE) & ~mask;
}
pl061_write8(GPIOIE, gpioie);
#ifdef RT_USING_SMP
rt_spin_unlock_irqrestore(&_pl061.spinlock, level);
#endif
return RT_EOK;
}
static const struct rt_pin_ops ops =
{
pl061_pin_mode,
pl061_pin_write,
pl061_pin_read,
pl061_pin_attach_irq,
pl061_pin_detach_irq,
pl061_pin_irq_enable,
RT_NULL,
};
static void rt_hw_gpio_isr(int irqno, void *param)
{
rt_uint8_t mask;
unsigned long pending;
#ifdef RT_USING_SMP
rt_base_t level;
#endif
pending = pl061_read8(GPIOMIS);
if (pending)
{
rt_base_t pin;
for (pin = 0; pin < PL061_GPIO_NR; ++pin)
{
if (pending & BIT(pin))
{
mask |= BIT(pin);
if (_pl061.hdr[pin] != RT_NULL)
{
_pl061.hdr[pin](_pl061.args[pin]);
}
}
}
}
#ifdef RT_USING_SMP
level = rt_spin_lock_irqsave(&_pl061.spinlock);
#endif
pl061_write8(GPIOIC, mask);
#ifdef RT_USING_SMP
rt_spin_unlock_irqrestore(&_pl061.spinlock, level);
#endif
}
int rt_hw_gpio_init(void)
{
#ifdef RT_USING_SMP
rt_spin_lock_init(&_pl061.spinlock);
#endif
pl061_gpio_base = (rt_size_t)rt_ioremap((void *)pl061_gpio_base, PL061_GPIO_SIZE);
rt_device_pin_register("gpio", &ops, RT_NULL);
rt_hw_interrupt_install(PL061_GPIO_IRQNUM, rt_hw_gpio_isr, RT_NULL, "gpio");
rt_hw_interrupt_umask(PL061_GPIO_IRQNUM);
return 0;
}
INIT_DEVICE_EXPORT(rt_hw_gpio_init);
#endif /* BSP_USING_PIN */
|
