blob: d9e930232defab824d1fefcf35ecd89d462516c4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
|
/** @file reg_rtp.h
* @brief RTP Register Layer Header File
* @date 29.May.2013
* @version 03.05.02
*
* This file contains:
* - Definitions
* - Types
* - Interface Prototypes
* .
* which are relevant for the RTP driver.
*/
/* (c) Texas Instruments 2009-2013, All rights reserved. */
#ifndef __REG_RTP_H__
#define __REG_RTP_H__
#include "sys_common.h"
#include "gio.h"
/* USER CODE BEGIN (0) */
/* USER CODE END */
/* Rtp Register Frame Definition */
/** @struct rtpBase
* @brief RTP Base Register Definition
*
* This structure is used to access the RTP module registers.
*/
/** @typedef rtpBASE_t
* @brief RTP Register Frame Type Definition
*
* This type is used to access the RTP Registers.
*/
typedef volatile struct rtpBase
{
uint32 GLBCTRL; /**< 0x0000: RTP Global Control Register */
uint32 TRENA; /**< 0x0004: RTP Trace Enable Register */
uint32 GSR; /**< 0x0008: RTP Global Status Register */
uint32 RAM1REG1; /**< 0x000C: RTP RAM 1 Trace Region 1 Register */
uint32 RAM1REG2; /**< 0x0010: RTP RAM 1 Trace Region 2 Register */
uint32 RAM2REG1; /**< 0x0014: RTP RAM 2 Trace Region 1 Register */
uint32 RAM2REG2; /**< 0x0018: RTP RAM 2 Trace Region 2 Register */
uint32 rsvd1[2U]; /**< 0x001C: Reserved */
uint32 ERREG1; /**< 0x0024: RTP Peripheral Trace Region 1 Register */
uint32 ERREG2; /**< 0x0028: RTP Peripheral Trace Region 2 Register */
uint32 DDMW; /**< 0x002C: RTP Direct Data Mode Write Register */
uint32 rsvd2; /**< 0x0030: Reserved */
uint32 PC0; /**< 0x0034: RTP Pin Control 0 Register */
uint32 PC1; /**< 0x0038: RTP Pin Control 1 Register */
uint32 PC2; /**< 0x003C: RTP Pin Control 2 Register */
uint32 PC3; /**< 0x0040: RTP Pin Control 3 Register */
uint32 PC4; /**< 0x0044: RTP Pin Control 4 Register */
uint32 PC5; /**< 0x0048: RTP Pin Control 5 Register */
uint32 PC6; /**< 0x004C: RTP Pin Control 6 Register */
uint32 PC7; /**< 0x0050: RTP Pin Control 7 Register */
uint32 PC8; /**< 0x0054: RTP Pin Control 8 Register */
} rtpBASE_t;
/** @def rtpREG
* @brief RTP Register Frame Pointer
*
* This pointer is used by the RTP driver to access the RTP module registers.
*/
#define rtpREG ((rtpBASE_t *)0xFFFFFA00U)
/** @def rtpPORT
* @brief RTP Port Register Pointer
*
* Pointer used by the GIO driver to access I/O PORT of RTP
* (use the GIO drivers to access the port pins).
*/
#define rtpPORT ((gioPORT_t *)0xFFFFFA38U)
/* USER CODE BEGIN (1) */
/* USER CODE END */
#endif
|
