summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2026-09-15Fixed the simulator ports and thread create paths so they compile when TX_MIS...Frédéric Desbiens
2026-09-15Fixed the build of tx_misra.c with MISRA and event trace enabled (#746)Frédéric Desbiens
2026-09-15Normalized the AI disclosure comment to one fixed line per file (#740)Frédéric Desbiens
2026-09-15Completed Windows simulator support and regression coverage (#736)Frédéric Desbiens
2026-09-15Restored the random stack fill value cleared during thread creation (#732)Frédéric Desbiens
2026-09-15Applied R_ARM_RELATIVE relocations at GNU ThreadX module startup (#731)Frédéric Desbiens
2026-09-15Allowed tx_timer_change to be called from tx_application_define (#730)Frédéric Desbiens
2026-09-15Replaced the GNU-only dsb/isb 0xF operands with the UAL sy form (#729)Frédéric Desbiens
2026-09-15Masked the SMP remap core maps to silence a false -O2 array bounds error (#728)Frédéric Desbiens
2026-09-15Guarded _tx_thread_stack_analyze against inverted stack pointers (#727)Frédéric Desbiens
2026-09-15Fixed the garbage _tx_initialize_unused_memory in the GNU Cortex-A ports (#726)Frédéric Desbiens
2026-09-14Put the module manager test's thread on the kernel's created list, so the sta...Frédéric Desbiens
2026-09-14Added a Module Manager host test harness and released a module thread's kerne...Frédéric Desbiens
2026-09-11Replaced the stale system stack switch pseudo-code in the ARMv7-A ports with ...Frédéric Desbiens
2026-09-10Initialized the suspend status before the non-interruptable suspend in tx_thr...Frédéric Desbiens
2026-09-10Refused thread delete and reset while an exit transition is in progress (#724)Frédéric Desbiens
2026-09-10Made the stack analyze binary search require several consecutive fill words, ...Frédéric Desbiens
2026-09-10Refreshed the reason gcc_check leaves RISC-V out (#722)Frédéric Desbiens
2026-09-10Gave install_riscv.sh the network hardening install.sh already had, and share...Frédéric Desbiens
2026-09-10Enabled the RISC-V regression suite in CI for QEMU targets (#717)Akif Ejaz
2026-09-10Pointed the SMP coverage comment at the pull request that made its measuremen...Frédéric Desbiens
2026-09-10Stated the compiler and coverage requirements directly, and said who the pinn...Frédéric Desbiens
2026-09-10Compiled the module manager C sources with GCC, as clang already did (#716)Frédéric Desbiens
2026-09-09Added the missing VFP enable field to the Cortex-R5/AC5 thread control block,...Frédéric Desbiens
2026-09-09Added ARMv7-A SMP Linux build scripts(A5,A7,A9) (#674)tardigrade
2026-09-09Removed the vector table offset register and system stack pointer setup from ...Frédéric Desbiens
2026-09-09Added lazy FPU stacking and QEMU functional tests for RV64 GNU port (#549)Wei-Chen Lai
2026-09-09Added a workflow that runs the Cortex-R52 images on the Armv8-R AEM FVP (#688)Frédéric Desbiens
2026-09-09Compiled the module manager C sources, which no check had ever built (#689)Frédéric Desbiens
2026-09-09Marked every published ThreadX include directory as SYSTEM so applications no...Frédéric Desbiens
2026-09-09Stopped the win32 and win64 ports from enabling performance metrics and event...Spencer Oliver
2026-09-09riscv32: spec compliance and regression test fix (#691)Akif Ejaz
2026-09-09Allowed a BASEPRI-masked interrupt to wake the Cortex-M idle loop from WFI (#...Frédéric Desbiens
2026-09-09Fixed the RISC-V64 trap frame size mismatch in the regression test BSP (#708)Frédéric Desbiens
2026-09-09Stopped the test runners from reporting an incomplete build as test failures ...Frédéric Desbiens
2026-09-09Removed FIFO queueing from the ARMv7-A SMP ports so an ISR can no longer dead...Frédéric Desbiens
2026-09-09Aligned the simulator ports' fake stack pointer so ThreadX no longer performs...Frédéric Desbiens
2026-09-09Removed the stray build artifacts committed with the RISC-V64 port fix (#706)Frédéric Desbiens
2026-09-09riscv64: spec compliance and regression test fix (#698)Akif Ejaz
2026-09-09Added the missing memory barrier so ARMv7-A SMP schedulers no longer miss pre...Frédéric Desbiens
2026-09-08Corrected the module kernel stack size so it no longer overstates the usable ...Frédéric Desbiens
2026-09-08Moved the ARC ISR enter callout onto the system stack (#700)Frédéric Desbiens
2026-09-08Fixed a kernel stack leak when deleting user-mode module threads (#692)tardigrade
2026-09-08Fixed the invalid module data pointers in the absolute module load (#699)Frédéric Desbiens
2026-09-03Fixed the clobbered return address in the RISC-V context save (#696)Frédéric Desbiens
2026-09-03Fixed the incorrect loop bound constant in the IAR file lock support (#695)Frédéric Desbiens
2026-09-03Fixed the garbled comment in the POSIX condition variable sources (#694)Frédéric Desbiens
2026-09-03Fixed the missing immediate prefix on MOV in Cortex-M schedulers (#693)Frédéric Desbiens
2026-09-02Added the boot-at-EL1 option to the S32Z280 entry path (#690)Frédéric Desbiens
2026-09-01Asserted that the Cortex-R52 port refuses the options it documents as refused...Frédéric Desbiens
generated by cgit v1.3.1 (git 2.54.0) at 2026-10-23 10:17:08 +0000