summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorhathach <[email protected]>2026-06-18 11:04:02 +0700
committerhathach <[email protected]>2026-06-18 11:10:29 +0700
commit133de459505860f6961621b5619f4a4cb6c357c4 (patch)
tree6df899db9fe34d9385515cb0a27b905c176e4ea4
parentad8cbc4668ab8d92e2eebb834c230e9d18ad8e57 (diff)
test/hil: add ch32v103r_r1_1v0 to CI HIL pool
Now that CH32V103 USB device works, add the board to the active HIL pool. It is a WCH RISC-V USBFS part, so it builds under the riscv-gcc bucket; single config (USBFS only, no fsdev variant). cdc_msc_throughput is skipped for this board: its device->host CDC bulk-IN read hard-fails here (a known, pre-existing dcd_ch32_usbfs throughput limitation, not specific to CH32V103). All other device tests pass on ci.lan (verified green, 0 failures). Co-Authored-By: Claude Opus 4.8 (1M context) <[email protected]>
-rw-r--r--test/hil/tinyusb.json16
1 files changed, 16 insertions, 0 deletions
diff --git a/test/hil/tinyusb.json b/test/hil/tinyusb.json
index ea9342c03..41d94bc00 100644
--- a/test/hil/tinyusb.json
+++ b/test/hil/tinyusb.json
@@ -477,6 +477,22 @@
"uid": "EBCA8F0670AF",
"args": ""
}
+ },
+ {
+ "name": "ch32v103r_r1_1v0",
+ "uid": "CDAB3E8749BC54EF0F410025",
+ "toolchain": "riscv-gcc",
+ "tests": {
+ "device": true,
+ "host": false,
+ "dual": false,
+ "skip": ["device/cdc_msc_throughput"]
+ },
+ "flasher": {
+ "name": "openocd_wch",
+ "uid": "BC4954081051",
+ "args": ""
+ }
}
],
"boards-skip": [