summaryrefslogtreecommitdiff
path: root/src/common/tusb_verify.h
diff options
context:
space:
mode:
authorhathach <[email protected]>2024-05-02 13:29:29 +0700
committerhathach <[email protected]>2024-05-02 13:29:29 +0700
commitea3f1d39e8bfc82facc7b3e503d7c71f9119de2b (patch)
treebc26caf9e2fa83bc906e6ea8181ddfd68eebff2a /src/common/tusb_verify.h
parenta435befcdeb6bbd40cf3ba342756f8d73f031957 (diff)
add cmake for pi zero (renamed from pi zero_w), build but the flash size seem wrong (only 24 bytes for text)
Diffstat (limited to 'src/common/tusb_verify.h')
-rw-r--r--src/common/tusb_verify.h3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/common/tusb_verify.h b/src/common/tusb_verify.h
index 0a9549c99..dde0550d3 100644
--- a/src/common/tusb_verify.h
+++ b/src/common/tusb_verify.h
@@ -78,8 +78,7 @@
// Halt CPU (breakpoint) when hitting error, only apply for Cortex M3, M4, M7, M33. M55
#if defined(__ARM_ARCH_7M__) || defined (__ARM_ARCH_7EM__) || defined(__ARM_ARCH_8M_MAIN__) || defined(__ARM_ARCH_8_1M_MAIN__) || \
defined(__ARM7M__) || defined (__ARM7EM__) || defined(__ARM8M_MAINLINE__) || defined(__ARM8EM_MAINLINE__)
- #define TU_BREAKPOINT() do \
- { \
+ #define TU_BREAKPOINT() do { \
volatile uint32_t* ARM_CM_DHCSR = ((volatile uint32_t*) 0xE000EDF0UL); /* Cortex M CoreDebug->DHCSR */ \
if ( (*ARM_CM_DHCSR) & 1UL ) __asm("BKPT #0\n"); /* Only halt mcu if debugger is attached */ \
} while(0)