summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorJerzy Kasenberg <[email protected]>2022-05-01 14:04:36 +0200
committerJerzy Kasenberg <[email protected]>2022-05-01 14:05:49 +0200
commitd51743a21cb23f7e0c81844f12bba08420a52a29 (patch)
tree373b0ec6042ffba091b7b2d0af7a3fc4ebc7c445 /src
parent6ec5174d8b24d1f01a443c74a0a3dbee00523efc (diff)
Add TU_BREAKPOINT for mips architecture
_mips is provided by xc32-gcc
Diffstat (limited to 'src')
-rw-r--r--src/common/tusb_verify.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/common/tusb_verify.h b/src/common/tusb_verify.h
index 568bac8cc..a52a6d269 100644
--- a/src/common/tusb_verify.h
+++ b/src/common/tusb_verify.h
@@ -90,6 +90,9 @@
#elif defined(__riscv)
#define TU_BREAKPOINT() do { __asm("ebreak\n"); } while(0)
+#elif defined(_mips)
+ #define TU_BREAKPOINT() do { __asm("sdbbp 0"); } while (0)
+
#else
#define TU_BREAKPOINT() do {} while (0)
#endif