summaryrefslogtreecommitdiff
path: root/.github/workflows
diff options
context:
space:
mode:
Diffstat (limited to '.github/workflows')
-rw-r--r--.github/workflows/build.yml3
-rw-r--r--.github/workflows/build_esp.yml4
-rw-r--r--.github/workflows/build_renesas.yml2
-rw-r--r--.github/workflows/build_riscv.yml1
4 files changed, 6 insertions, 4 deletions
diff --git a/.github/workflows/build.yml b/.github/workflows/build.yml
index 529a77bb1..8ef19b0a0 100644
--- a/.github/workflows/build.yml
+++ b/.github/workflows/build.yml
@@ -49,8 +49,9 @@ jobs:
- 'samd11'
- 'samd21'
- 'samd51'
- - 'saml22'
+ - 'saml2x'
- 'stm32f0'
+ - 'stm32f1'
- 'stm32f4'
- 'stm32f7'
- 'stm32h7'
diff --git a/.github/workflows/build_esp.yml b/.github/workflows/build_esp.yml
index 08bb4f5d2..25f4e68f8 100644
--- a/.github/workflows/build_esp.yml
+++ b/.github/workflows/build_esp.yml
@@ -16,10 +16,10 @@ jobs:
board:
# Alphabetical order
# ESP32-S2
- - 'adafruit_metro_esp32s2'
- 'espressif_saola_1'
# ESP32-S3
- - 'espressif_addax_1'
+ # latest IDF does not define USB0 in linker
+ #- 'espressif_addax_1'
steps:
- name: Setup Python
diff --git a/.github/workflows/build_renesas.yml b/.github/workflows/build_renesas.yml
index 45e0c5fd5..ee9ba8289 100644
--- a/.github/workflows/build_renesas.yml
+++ b/.github/workflows/build_renesas.yml
@@ -15,7 +15,7 @@ jobs:
matrix:
family:
# Alphabetical order
- - 'rx63n'
+ - 'rx'
steps:
- name: Setup Python
uses: actions/setup-python@v2
diff --git a/.github/workflows/build_riscv.yml b/.github/workflows/build_riscv.yml
index 1e3046d2c..78510751c 100644
--- a/.github/workflows/build_riscv.yml
+++ b/.github/workflows/build_riscv.yml
@@ -16,6 +16,7 @@ jobs:
family:
# Alphabetical order
- 'fomu'
+ - 'gd32vf103'
steps:
- name: Setup Python
uses: actions/setup-python@v2